期刊文献+

新型金属源/漏工程新进展

Latest Development of New Type of Metal S/D Engineering
下载PDF
导出
摘要 当MOSFET器件的栅长缩小到纳米尺度以后,金属源/漏(S/D)结构具有一系列的优点:原子级突变结能够抑制短沟道效应(SCE),低S/D串联电阻和接触电阻,S/D形成的低温工艺适宜集成高k栅介质、金属栅和应变硅等新材料,使之成为掺杂硅S/D结构最有希望的替代者。文章主要介绍形成低肖特基势垒高度(SBH,Schottky Barrier Height)结材料的选择,以及采用杂质分凝、界面工程和应变工程等肖特基势垒调节技术的主要制备工艺和势垒调节机理。 As MOSFET's gate length is scaling into nanometer regime, instead of impurity doped S/D, metal S/ D has been considered as the most promising candidate, due to its atomically abrupt junctions, to minimize short- channel effects, low source/drain series resistances and contact resistance. In addition, the low-temperature process for S/D formation enables integration of critical new materials, such as high-k gate insulators, metal gates and strained silicon substrate, etc. In this paper, low Schottky barrier height (SBH) material and several SBH lowering techniques, including dopant segregation, interface engineering and strained engineering, were described, together with their fabrication techniques and SBH modification mechanism.
出处 《微电子学》 CAS CSCD 北大核心 2008年第4期524-529,共6页 Microelectronics
关键词 MOSFET 短沟道效应 金属源/漏 金属硅化物 肖特基势垒调节 肖特基势垒源/漏 MOSFET Short-channel effect Metal S/D Metal silicide Schottky harrier height modification SB S/D
  • 相关文献

参考文献34

  • 1TUCKER J R,WANG C,CARNEY P S. Silicon field- effect transistor based on quantum tunneling [J]. Appl Phys Lett, 1994,65(5) : 618-620.
  • 2KOENEKE C J,SZE S M,LEVIN R M, et al. Schottky MOSFET for VIii [C] // Int Elee Dev Meet. Washington D C,USA. 1981, Vol. 27. 367-370.
  • 3MOCHIZUKI T,WISE K D. An n-channel MOSFET with Schottky source and drain [J]. IEEE Elec Dev Lett, 1984,5(4):108-111.
  • 4SWIRHUN S E,SANGIORGI E,WEEKS A J, et al. A Viii-suitable Schottky-barrier CMOS process [J]. IEEE J Sol Sta Circ, 1985,20(1) : 114-122.
  • 5KOENEKE C J, LYNCH W T. Lightly doped Schottky MOSFET [C] // Int Elec Dev Meet. San Francisco, CA,USA. 1982,Vol. 28: 466-469.
  • 6TSUI B Y, LIN C P. Process and characteristics of modified Schottky barrier (MSB) p-channel FinFETs [J]. IEEE Trans Elec Dev, 2005, 52(11):2455- 2462.
  • 7THORNTON R L. Schottky-barrier elevation by ion implantation and implant segregation [J]. Elec Lett, 1981, 17(14): 485-486.
  • 8KINOSHITA A, TSUCHIYA Y, YAGISHITA A, et al. Solution for high-performance Schottky-source/ drain MOSFETs:Schottky barrier height engineering with dopant segregation technique [C] // Dig Tech Pap 2004 Symp VLSI Technol. Honolulu, Hawaii, USA. 2004: 168-169.
  • 9ZHANG M, KNOCH J,ZHAO Q T, et al. Schottky barrier height modulation using dopant segregation in Schottky-barrier SOL MOSFETs [C]//Proc 35th Europ Sol Sta Dev Res Conf. Grenoble, France. 2005: 457-460.
  • 10ZHAO Q T,ZHANG M,KNOCH J, et al. Tuning of Schottky barrier heights by silicidation induced impurity segregation [C]//Int Workshop Junction Technology. Shanghai,China. 2006: 147-152.

二级参考文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部