期刊文献+

电打火控制芯片电压功能模块版图的优化设计

Optimizing Design on Voltage Function Module Layout of Electronic Ignition Controlling Chip of Car
下载PDF
导出
摘要 针对电打火控制芯片的版图设计中有部分器件没有达到最小尺寸的情况,研究了将原版图缩小的方法.文中以电压功能模块为例,说明了此种方法,并进行了设计规则检查,在整体版图优化设计后进行了网表一致性检查,最后进行流片.结果表明,对电打火控制芯片原版图的缩小是切实可行的.通过对版图的缩小以及对器件重新优化布局规划,使芯片面积大大缩小,从而降低了设计成本,减少了器件的功耗. A course in detail on having some devices that dont receive lest rules in layout design of electronic ignition controlling chip is researched to shrink the original layout. The layout of voltage function module is shrunk in this way for example. Furthermore, it passes design rule checking (DRC) and after the whole redesign is accomplished, it runs layout versus schematic (LVS). The tapeout result displays that it is feasible to shrink the original layout. With the rules of devices shrinking and devices floorplan optimized, the chip area is shrunk greatly, the price of design is reduced and the power dissipation is reduced.
作者 吴春瑜 邹雪
出处 《辽宁大学学报(自然科学版)》 CAS 2008年第3期193-196,共4页 Journal of Liaoning University:Natural Sciences Edition
基金 辽宁省教育厅科学基金(2004D026) 沈阳市科技局技术创新开发研究计划(1053125-1-13)
关键词 版图设计 版图缩小 设计规则检查 网表一致性检查 布局规划 layout design . layout shrinking DRC LVS floorplan.
  • 相关文献

参考文献6

二级参考文献13

  • 1[1]China Integrated Circuit Design Center . Zeni Manual Version 1.0 , 2001.
  • 2[4]张开华.半导体集成电路[M].成都:电子科技大学出版社,1994.
  • 3[5]庄文俊,李玉兴.集成电路布图设计自动化[M].上海:上海交通大学出版社,1986.
  • 4[6]陈贵灿,邵志标,程军,等.CMOS集成电路设计[M].西安:西安交通大学出版社,2002.
  • 5[7][美]Stephen A Campbell.微电子制造科学原理与工程技术[M].北京:电子工业出版社,2003.
  • 6[1]SYLVESTER D, KEUTZER K. Getting to the bottom of deep submicron [A]. Proceedings of the 1998 IEEE/ACM International Conference on Computer-Aided Design [C]. San Jose, California: IEEE, 1998: 203- 211.
  • 7[2]KAPADIA H, HOROWITZ M. Using partitioning to help convergence in the standard-cell design automation methology [A]. Proceedings of the 36th Design Automation Conference [C]. Orlando, Flordia.. [s. n. ],1999:592-597.
  • 8[3]LOU Ji-nan, CHEN Wei, PEDRAM M. Concurrent logic restructuring and placement for timing closure [A]. Proceedings of the 1999 IEEE/ACM International Conference on Computer-Aided Design [C]. San Jose,California: IEEE, 1999: 31- 35.
  • 9[4]C P, WANG D F. A fast algorithm for optimal wiresizing under Elmore delay model [A]. Proceedings of the IEEE International Symposium on Circuits and System (ISCAS96) [C]. Atlanta: IEEE, 1996,4:412-415.
  • 10[5]CHU C N, WONG D F. An efficient and optimal algorithm for simultaneous buffer and wire sizing [J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1999,18 (9): 1297- 1304.

共引文献9

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部