期刊文献+

基于分组共享种子和位翻转的测试数据压缩方法 被引量:2

Test data compression based on grouping of share seeds and bit-flipping
下载PDF
导出
摘要 文章提出了一种基于分组共享种子和位翻转的测试数据压缩方法。该方法根据测试集生成的特点,将确定位处于相同位置的测试向量分为一类,并将每类确定位不同处无关位化,合并得到每类的首模式,这就减少了首模式确定位的个数;同时每类中向量共享一个种子,减少了编码种子个数,提高种子的利用率,达到压缩测试数据的目的;解压时通过记录与LFSR重新播种展开序列确定位不同处的地址信息和翻转信号还原即可。实验表明,该方法与基于部分向量切分的LFSR重新播种方法和混合码相比,在压缩效率上具有明显的优势。 A new method of test data compression based on grouping of share seeds and bit-flipping is proposed. The test set is classified according to the rule that the special bits between the vectors are in the same position on the basis of characteristics generated by the test set. The bit in the position where the special bits are different in the same group is changed to the bit without position. Then the first pattern is gained by the combination. So the number of special bits is reduced. At the same time, as one group shares one seed, the number of the seeds is also reduced, and the efficiency of seeds is improved. In decompression, by the address and signal of flipping of the position that is different on the list using LFSR, the original test can be obtained. The experiment indicates that the scheme has prominent advantages compared with the hybrid code and the method which is LFSR reseeding based on syncopation of some test patterns.
出处 《合肥工业大学学报(自然科学版)》 CAS CSCD 北大核心 2008年第8期1176-1180,共5页 Journal of Hefei University of Technology:Natural Science
基金 国家自然科学基金资助项目(90407008) 国家自然科学基金资助项目(60633060) 安徽省自然科学基金资助项目(050420103)
关键词 测试数据压缩 LFSR重新播种 分组共享 翻转 test data compression LFSR reseeding grouping of share flipping
  • 相关文献

参考文献13

  • 1Jas A, Touba N A. Test vector decompression via cyclical scan chains and its application to testing core-based designs [C]//Int Test Conference, 1998:458--464.
  • 2Jas A, Ghosh-Dastidar J, Touba N A. Scan vector compression decompression using statistical coding [C]//Proc of IEEE VLSI Test Symposium, 1999:114--120:
  • 3Jas A,Ghosh-Dastidar J, Eng M-E, et al. An efficient test vector compression scheme using selective Huffman coding [J]. IEEE Trans on CAD,2003,22(6): 797--806.
  • 4Chandra A, Chakrabarty K. Test data compression for system-on-a-chip using Golomb codes[C]//Proc of VLSI Test Symposium, 2000:113-120.
  • 5Chandra A, Chakrabarty K. Frequency-directed run length (FDR) codes with application to system-on-a-chip test data compression[C]//Proc of VLSI Test Symposium, 2001: 42--47.
  • 6Gonciari P T, Al-Hashimi B, Nicolici N. Improving compression ratio area overhead, and test application time for sys- tem-on-a-chip test data compression decompression[C]// Proc of Design Automation and Test in Europe, 2002: 604--611.
  • 7Wuertenberger A, Tautermarm C S, Hellebrand S. A hybrid coding strategy for optimized test data compression [C]//IEEE Int Test Conf, Charlotte, NC, USA, 2003:451--459.
  • 8梁华国,蒋翠云.基于交替与连续长度码的有效测试数据压缩和解压[J].计算机学报,2004,27(4):548-554. 被引量:70
  • 9Hellebrand S, Tarnick S, Rajski J, et al. Generation of vector patterns through reseeding of multiple-polynomial linear feedback shift registers[C]//Proceedings of International Test Conference, Baltimore, MD, 1992:120--129.
  • 10Zacharia N, Rasiski J, Tyszer J. Decompression of test data using variable-length seed LFSRs[C]//Proceedings of VLSI Test Symposium, Princeton, NJ, 1995:426--433.

二级参考文献23

  • 1胡瑜,韩银和,李晓维.SOC可测试性设计与测试技术[J].计算机研究与发展,2005,42(1):153-162. 被引量:42
  • 2Abramovici M., Breuer M., Friedman A.. Digital Systems Testing and Testable Design. New York: Computer Science Press, 1990
  • 3Liang Hua-Guo, Hellebrand S., Wunderlich H.-J.. A mixed-mode BIST scheme based on folding compression. Journal of Computer Science and Technology, 2002, 17(2)
  • 4Liang Hua-Guo. A New Technique for Deterministic Scan-based Built-in Self-test (BIST). Aachen, Germany: Shaker Verlag GmbH, 2003
  • 5Chandra A., Chakrabarty K.. System-on-a-chip test data compression and decompression based on internal scan chains and Golomb coding. IEEE Transactions on Computer-Aided Design of Integrated Circuits & Systems, 2002, 21:715~722
  • 6Chandra A., Chakrabarty K. System-on-a-chip test data compression and decompression architectures based on Golomb codes. IEEE Transactions on CAD/ICAS, 2001, 20: 355~368
  • 7Chandra A., Chakrabarty K.. Frequency-directed run-length (FDR) codes with application to system-on-a-chip test data compression. In: Proceedings of IEEE VLSI Test Symposium, Marina Del Rey, CA, 2001, 42~47
  • 8Jas A., Ghosh-Dastidar J., Touba N.A.. Scan vector compression/decompression using statistical coding. In: Proceedings of IEEE VLSI Test Symposium (VTS), 1999, 114~120
  • 9Jas A., Touba N.A.. Test vector decompression via cyclical scan chains and its application to testing core-based designs. In: Proceedings of IEEE International Test Conference (ITC), Washington, D.C., 1998, 458~464
  • 10Hamzaoglu I, Patel J. H.. Test set compaction algorithms for combinational circuits. In: Proceedings of International Conference on CAD, San Jose, California, 1998, 283~289

共引文献75

同被引文献19

  • 1韩银和,李晓维,徐勇军,李华伟.应用Variable-Tail编码压缩的测试资源划分方法[J].电子学报,2004,32(8):1346-1350. 被引量:27
  • 2方建平,郝跃,刘红侠,李康.应用混合游程编码的SOC测试数据压缩方法[J].电子学报,2005,33(11):1973-1977. 被引量:20
  • 3KOENEMANN B. LFSR-coded test patterns for scan designs[C] // Proceedings of European Test Conference. Munich:VDE-Verlag, 1991: 237 - 242.
  • 4HELLEBRAND S,TARNICK S,RAJSKI J, et al. Generation of vector patterns through reseeding of multiple- polynomial linear feedback shift register [C]// Proceedings of International Test Conference. Baltimore, MD : IEEE ,1992:120 - 129.
  • 5KRISHNA C V,JAS A,TOUBA N A . Test vector encoding using partial LFSR reseeding [C]// Proceedings of International Test Conference. Baltimore, MD: IEEE, 2001:885 - 893.
  • 6JAS A,DASTIDAR J G, TOUBA N A . Scan vector compression/decompression using statistical coding [C]// Proceedings of the 17th IEEE VLSI Test Symposium . Dana Point, California: IEEE ,1999:114 - 120.
  • 7CHANDRA A, CHAKRABARTY K . System-on-a- Chip test data compression and decompression architectures based on Golomb codes[J]. IEEE Transactions on CAD of Integrated Circuits and System, 2001,20 ( 3 ) : 355 - 368.
  • 8CHANDRA A,CHAKRABARTY K. Frequency-directed run-length(FDR) codes of with application to system on-a-chip test data compression[C]// Proceedings of the 19th IEEE VLSl Testing Symposium . Washington D C: IEEE ,2001 :42 - 47.
  • 9EL MALEH A,AL-ABAJI R. Extended frequency-directed run-length codes with improved application to system-on-a-C- hip test data compression[C]//Proceedings of International Conference Electronics, Circuits and System. Dubrovnik, Croatia : IEEE, 2002 :449 - 452.
  • 10WUERTENBERGER A, TAUTERMANN C S. HELLEBRAND S. A hybrid coding strategy for optimized test data compression [C]// Proceedings of International Test Conference. Charlotte, NC, USA: IEEE , 2003: 451 - 459.

引证文献2

二级引证文献17

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部