期刊文献+

针对功耗攻击的AES协处理器安全性分析

Security Analysis of AES Coprocessor for Statistical Power Attacks
下载PDF
导出
摘要 在讨论高级加密标准(AES)的算法、硬件电路实现的基础上,阐述了实现设计中的安全问题。讨论了统计功耗攻击的原理和实现,并给出了定量的分析和实验结果。文章分析了不同的抗能量攻击的策略,提出了一种采用异构的S盒代替固定结构的S盒的方法,该方法可以有效地减小能量消耗和输入变化的相关性。 We discussed hardware circuit and arithmetic of Advanced Encryption Standard (AES), and described security of design. Then we discussed principle and implement of statistical power attacks, presenting measurable analysis and experiment result. This paper analyzed different strategy of resisting power attacks, which put forward a sort of inhomogeneous S-boxes instead of fixed structural S-boxes, so that we can effectively decrease the correlation between power consumption and input signals variation.
作者 黄元峰 杨帆
出处 《武汉理工大学学报》 CAS CSCD 北大核心 2008年第8期46-49,共4页 Journal of Wuhan University of Technology
基金 湖北省教育厅基金项目(20060271)
关键词 AES 无线传感器网络 统计功耗攻击 功耗相关性分析 AES wireless sensor network statistical power attack correlation power analysis
  • 相关文献

参考文献13

  • 1Daemen J,Rijmen V.高级加密标准(AEs)算法—Rijndael的设计[M].谷大武,徐胜波译.北京:清华大学出版社.2003
  • 2Naveen Sastry, David Wagner. Security Considerations for IEEE 802.15.4 Networks[A]. Markus Jakobsson, Adrian Perrig eds. Proceeding of the 2004 ACM workshop on Wireless Security[C]. New York: ACM press, 2004: 32-42.
  • 3Hodjat A, Verbauwhede I. A 21.54 Gbits/s Fully Pipelined AES Processor on FPGA[A]. 12th Annual IEEE Sypmosium on Field-Programmable Custom Computing Machines( FCCM' 04) [C]. Los Alamitos: IEEE, 2004 : 308-309.
  • 4Nele Mentens, Lejla Batina, Bart Preneel, et al. A Systematic Evaluation of Compact Hardware Implementations for the Rijndael S-Box[A]. A J Menezes (Ed)[C]. Heidelberg: [s.n.], 2005:323-333.
  • 5Wolkerstorfer J, Oswald E, Lamberger M. An ASIC Implementation of the AES S-boxes[A]. C Boyd ed ASIACRYPT 2001 [C]. Berlin Heidelberg: Springer-Verlag, 2001:239-254.
  • 6Morioka S, Satoh A. An Optimized S-box Circuit Architecture for Low Power AES Designa[ M ]. London: [ s. n. ], 2003:172- 186.
  • 7Siddika Bema Ors, Frank K. G-urkaynak, Elisabeth Oswald, and Bart Preneel. Power-Analysis Attack on an ASIC AES Implementation[A]. In Proceedings International Conference on Information Technology-ITCC 2004 [ C]. Las Vegas: [ s. n. ], 2004 : 546-552.
  • 8Guilley S, Hoogvorst P, Pacalet R. Differential Power Analysis Model and some Results[A]. In proceedings of CARDIS 2004 [C]. Toulouse: Kluwer Academic Publishers, 2004 : 127-142.
  • 9Tiri K, Akmal M, Verbauwhede I. A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on SmartCards[A]. Proc Of 28th European Solid-State Circuits Conference[C]. Florence: [s. n. ], 2002:403-406.
  • 10Tiri K, Hwang D, Hodjat A, et al. A Side-channel Leakage Free Coprocessor IC in 0.18 um CMOS for embedded AES-based Cryptographic and Biometric Processing[ A]. Proc ACM/IEEE Design Automation Conference (DAC 2005) [ C]. Piscataway: [s. n. ], 2005:222-227.

共引文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部