期刊文献+

SPARC V8处理器断点调试的设计与实现研究 被引量:1

The design and implementation of software breakpoint based on SPARC V8 processor
下载PDF
导出
摘要 以一款 SPARC V8处理器为例,分析了处理器分级存储系统中 Cache 和 MMU 对断点调试实现的影响,提出有效的解决办法,并成功应用到该处理器的调试工具中。该方法也适用于其他具有Cache 和 MMU 的处理器断点调试设计。 In this paper, the impact of Cache and MMU on the implementation of software breakpoint function and debugger function, was analyzed based on a SPARC V8 processor and an effective solution was proposed which was successfully applied to the debugging tool design and implementation for the SPARC V8 processor. This proposed solution can also be used in software breakpoint function implementation for other processors with Cache and MMU.
出处 《电子技术应用》 北大核心 2008年第8期38-40,44,共4页 Application of Electronic Technique
关键词 断点 高速缓存 内存管理单元 SPARC V8 Breakpoint Cache MMU SPARC V8
  • 相关文献

参考文献5

二级参考文献16

  • 1林涛,孙鹤旭,云立军,梁涛,穆滢.Linux在嵌入式系统中的实现[J].微计算机信息,2005,21(06Z):27-28. 被引量:10
  • 2[1]Steve furber:ARM system-on-chip second edition[M].Addison-Wesley,2000.
  • 3[2]Intel:Intel XScale microarchitecture for the PXA250 and PXA210 application processors[Z].2002,2.
  • 4[3]Chen Zhang-long, Tu Shi-liang. embedded system-Intel strongARM architecture and development[M]. Beijing:Beijing University of Aeronautics and Astronautics Press, 2002,10.
  • 5[4]Li Ya-min. Computer organization and architecture[M]. Beijing: Tsinghua University Press, 2000,4.
  • 6[5]Zhang Shen-yi. Computer architecture[M]. Beijing:Higher Education Press, 2000,6.
  • 7康宝祥,RISC体系结构及其实现技术,1996年
  • 8李三立,RISC单发射与多发射体系结构,1993年
  • 9Fritts J,Wolf W.Multi-level Cache Hierarchy Evaluation for Programmable Media Processors. Signal Processing System,2000,SiPS 2000,1EEE Workshop on,2000-10-11:228-237
  • 10Jr Wagner M, Fonseca E,Murta C,et al. Analyzing Performance of Cache Server Hierarchies. Computer Science, 1998,SCCC98,XVIIIInternational Conference of the Chilean Society, 1998-11-09: 113-121

共引文献18

同被引文献5

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部