期刊文献+

一种改进的STUMPS架构

Improvement of STUMPS
下载PDF
导出
摘要 由于科学技术的快速提高,单一芯片中所能包含的晶体管的数目越来越多,相对造成了芯片可测试度的降低,以及测试成本的增加。传统的STUMPS-based LBIST测试方法中,常会有故障覆盖率不够高和测试时间太长的缺点。该文提出了用Test-Per-Clock的方式来处理待测电路,并配合空间压缩器和存储装置使用,降低了故障覆盖率,减少了测试时间。 Due to the fast improvement of process technology, the number of transistors continuously increases in a chip decreasing the testability and increasing the testing cost. The conventional STUMPS - based L - BIST way has some disadvantages. One is fault coverage rate not good enough, and the other is the test time too long. In the paper, the author tries to test the CUT with Test - Per- Clock, space compression and storage device. So we can get rather high fault coverage rate in very short test time.
作者 陈建慧
出处 《无锡职业技术学院学报》 2008年第4期55-58,共4页 Journal of Wuxi Institute of Technology
  • 引文网络
  • 相关文献

参考文献6

  • 1Das S R,,Barakat TF,Petriu E M,et al."Space compression re-visited,"[].IEEE Trans Instrumentation and Measurement.2000
  • 2Chi-Min Chen,Wang S J."Reducing Testing for Logic-BIST"[].Dissertation and Thesis System.2001
  • 3Kay D,Mourad S."Controllable LFSR for BIST,"[].Proc IMTC.2000
  • 4Jas A,Pouya B,Touba N A."Virtual can chains:a means for reducing scan length in cores,"[].Proc th IEEE VLSI Test Symposium.2000
  • 5Savir J.Reducing the MISR size[].IEEE Transactions on Communications.1996
  • 6HAMZAOGLU I,PATEL J H.Reducing test application time forbuilt-in-self-test test pattern generators[].Proceedings of thIEEE VLSI Test Symposium.2000
;
使用帮助 返回顶部