期刊文献+

参数化的可重构系统抽象模型 被引量:2

Parameterized abstract model for reconfigurable systems
下载PDF
导出
摘要 为使可重构系统的设计空间搜索方法不依赖于任何具体的可重构结构,总结了描述可重构系统的结构特征参数,提出了可重构系统结构的层次-参数模型.该模型是一个层次化结构的通用模型,逐层向下由顶层结构、块结构、单元结构和功能结构4部分组成,每种结构代表一个层次.通过将各种参数代入模型中的各个描述项,可以描述影响可重构系统性能的结构特征.利用该模型分别对2种典型的动态和静态可重构系统进行了描述,应用结果表明,系统的结构特征均可通过自顶向下4层结构描述清楚,体现了模型良好的扩展性和通用性. Through summarizing chitecture model, e.g. hierarchi general cal-paramet featur erized mapping and design space exploration method ind This ture, level. general-purpose and hierarchical me block structure, element structure del consis es of reconfigurable architectures, a reconfigurable armodel, was presented in order to make the algorithm ependent on any concrete reconfigurable architecture. ts of 4 parts. From top to bottom they are top strucand functional structure, where each part represents a structure With the corresponding parameters set into the description items, this model can describe the hierar chical architecture of target system, which is crucial to performance. The proposed parameterized model was applied to two domain representative components, in which one is dynamic system and the other is static one. The results showed that both these two cases can be described with this four-level model from top to down, whieh shows the good extensibility and universality of this modeling method.
出处 《浙江大学学报(工学版)》 EI CAS CSCD 北大核心 2008年第8期1323-1329,共7页 Journal of Zhejiang University:Engineering Science
基金 浙江省自然科学基金资助项目(Y105355) 国家“863”高技术研究发展计划资助项目(2007AA01Z105) 浙江省科技计划重大专项资助项目(2006C11105)
关键词 设计空间搜索 可重构系统结构 参数化模型 design space exploration'reconfigurable architecture' parameterized model
  • 相关文献

参考文献15

  • 1VAIDYANATHAN R, TRAHAN J L. Dynamic reconfiguration architectures and algorithms [M]. New York: Kluwer Academic Publishers, 2004.
  • 2段然,樊晓桠,高德远,沈戈.可重构计算技术及其发展趋势[J].计算机应用研究,2004,21(8):14-17. 被引量:19
  • 3季爱明,沈海斌,严晓浪.可重构结构设计空间快速搜索方法[J].电子与信息学报,2006,28(9):1744-1747. 被引量:2
  • 4BONDALAPATI K. Modeling and mapping for dynamically reconfigurable hybrid architectures [D]. Los Angeles: University of Southern California, 2001.
  • 5BOSSUET L, GOGNIAT G, DIGUET J P. A modeling method for reconfigurable architecture [C] // Proceedings of IEEE International Workshop on System-on-Chip (IWSOC'02). Banff: IEEE, 2002: 1- 10.
  • 6BONDALAPATI K, PRASANNA V K. Reconfigurable computing systems [J]. Proceedings of the IEEE, 2002, 90(7) :1201 - 1217.
  • 7SUN K, PAN X Z, SHEN H B, et al. PRAM: a novel model for 2-dimensional reconfigurable arrays [C]//Proceedings of 2nd International Conference on Embedded Software and Systems (ICESS'05). Xi'an: IEEE, 2005: 246 - 253.
  • 8BOSSUET L, BURLESON W, GOGNIAT G, et al. Targeting tiled architectures in design exploration [C]// Proceedings of 17th IEEE International Parallel and Distributed Processing Symposium ( IPDPS ' 03 ). Nice: IEEE, 2003.
  • 9LE MOULLEC Y, DIGUET J P, PHILIPPE J L. Design Trotter: a multimedia embedded systems design space exploration tool [C]// Proceedings of 2002 IEEE Workshop on Multimedia Signal Processing (MMSP'02). Virgin Island: IEEE, 2002: 448- 451.
  • 10BILAVARN S, GOGNIAT G, PHILIPPE J L, et al. Fast prototyping of reconfigurable architectures from a C program [C] // Proceedings of the 2003 International Symposium on Circuits and Systems (ISCAS'03). Bangkok: IEEE, 2003: 589-592.

二级参考文献44

  • 1G Estrin,et al. Parallel Processing in a Restructurable Computer System [ J ]. IEEE Trans. Electronic Computers, 1963, ( 12 ): 747 - 755.
  • 2H Singh, M Lee, G Lu, et al. MorphoSys: An Integrated Re-configurable Architecture[ C]. Proc. NATO Symp. System Concepts and Integration, Monterey, CA, 1998.
  • 3Hartenstein R. Trends in Reconfigurable Logic and Reconfigurable Computing [ C ]. Electronics, Circuits and Systems, 9th International Conference on,2002. 801 - 808.
  • 4H Sing, h, Ming-Hau Lee, et al. MorphoSys: An Integrated Reconfigurable System for Data-parallel and Computation-intensive Applicatons [ J ]. Computers, IEEE Transactions on,2000,49 ( 5 ) :465-481.
  • 5Xilinx Corporaton[ EB/OL]. http ://www. xilinx. com,2002-12.
  • 6Hauser J R,Wawrzynek J. Garp:A MIPS Processor with a Reconfigurable Coprocessor. FPGAs for Custom Computing Machines, Procee dings[ C]. The 5th Annual IEEE Symposium on, 1997.12-21.
  • 7PACT Corporation[ EB/OL]. http://www. pactcorp. com,2003-05.
  • 8Greenbaum J. Reconfigurable Logic in SoC Systems[ C ]. Custom Integrated Circuits Conference, Proceedings of the IEEE ,2002.5-8.
  • 9A Dehon. Reconfigurable Architecture for General Purpose Computing [ R]. Report no. AITR 1586,MIT AI Lab. ,1996.
  • 10Becker F. Configurable Systems-on-chip: Commercial and Academic Approaches. Electronics, Circuits and Systems [ C ]. 9th International Conference,2002. 809 - 812.

共引文献25

同被引文献14

  • 1倪国强,刘琼.多源图像配准技术分析与展望[J].光电工程,2004,31(9):1-6. 被引量:81
  • 2季爱明,沈海斌,严晓浪.可重构结构设计空间快速搜索方法[J].电子与信息学报,2006,28(9):1744-1747. 被引量:2
  • 3William W C Chu. Reconfigurable computing systems cost/benefit analysis model [D]. Waterloo: University of Waterloo, 2005.
  • 4Kamana Sigdel, Mark Thompson, Carlo Galuzzi, et al. rSesame- A generic system-level runtime simulation framework for reconfigurable architectures [C]// Pro- ceedings of The 2009 International Conference on Field- Programmable Technology. Sydney: IEEE, 2009: 460 -464.
  • 5Wu Kehuai, Jan Madsen. COSMOS:a system-level modelling and simulation framework for coprocessor- coupled reconfigurable systems [C]// Proceedings of 2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation. Sa- mos: IEEE, 2007:128-136.
  • 6HSIUNG Pao-ann, LIN Chaosheng, LIAO Chih-feng. Perfecto. A systemc-based design-space exploration framework for dynamically reconfigurable architectures [J]. ACM Trans Reconfigurable Technol Syst, 2008,1 (3) :1-30.
  • 7Antti Pelkonen, Kostas Masselos, Miroslav Cupak. Systemk-level modeling of dynamically reconfigurable hardware with SystemC[C]// Proceedings of the 10th Reconfigurable Architectures Workshop, International Parallel and Distributed Processing Symposium. Nice: RAW, 2003: 174-181.
  • 8Yang Qu, Kari Tiensyrja, Kostas Masselos. System- level modeling of dynamically reconfigurable co-proces- sors [J]. Lecture notes in computer science, 2004:881 -885.
  • 9Vaidyanathan R , Trahan J L. Dynamic reconfiguration:architectures and algorithms[M]. Springer,2003.
  • 10Vuletid M’Pozzi L’lenne P. Seamless hardware -softwareintegration in reconfigurable computing systems[J]. Design &Test of Computers, IEEE, 2005,22 (2): 102-113.

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部