期刊文献+

非对称分布差错模型下特征分析器混叠概率研究

Research on Aliasing Probability for Signature Analyzer Using Asymmetric Error Model
下载PDF
导出
摘要 本文讨论了使用非对称分布差错模型准确计算特征分析器混叠概率的一种新颖的方法,通过对混叠过程的分析,构造了由两个相同的特征分析器组成的一个虚拟特征分析器,其中一个特征分析器被参考电路的输出序列驱动,另一个被有故障的被测电路的输出序列驱动,根据所得到虚拟特征分析器对应的马尔可夫链的状态概率分布,就可以准确计算对于任意测试输入序列长度的特征分析器的混叠概率。研究了线性和非线性特征分析器的混叠概率的动态特性。分析了故障激活概率对混叠概率的重要影响。与独立分布差错模型相比,非对称分布差错模型在混叠概率的建模、准确计算和分析中能提供更全面的信息。最后,给出了应用实例,验证了文中方法的可行性和有效性。 This paper discusses a novel approach to calculate the exact aliasing probability for signature analyzer, which tracks the states of a fictitious signature analyzer comprised of two identical signature analyzers, one is driven by the output sequence of the fault free reference circuit and the other is driven by the output sequence of the faulty circuit under test. According to the state transition probability distribution of Markov Chain corresponding to the fictitious signature analyzer, we can calculate the exact aliasing probability for any test input vector length. Fur- thermore, we investigate the dynamic properties of aliasing probability for signature analyzer and aliasing probability for nonlinear compactor. The activation probability associated with single stuck - at fault is extremely important in determining the aliasing probability in signature analyzer. The analysis in the paper indicates that the asymmetric error model will provide more detailed information in modeling, analysis and exact calculation of aliasing probabili- ty. Finally, simulation results show the effectiveness of both the analysis and the approach proposed in the paper.
出处 《电子测量与仪器学报》 CSCD 2008年第4期1-6,共6页 Journal of Electronic Measurement and Instrumentation
基金 中国教育部"新世纪优秀人才支持计划"(编号:NCET-05-0804)资助
关键词 特征分析 混叠概率 非对称分布差错模型 故障激活概率 signature analysis, aliasing probability, asymmetric error model, fault activation probability
  • 相关文献

参考文献7

  • 1时万春.集成电路测试技术的新进展[J].电子测量与仪器学报,2007,21(4):1-4. 被引量:17
  • 2Sunil R. Das. Getting Errors to Catch Themselves Self Testing of VLSI Circuits with Built-In Hardware [ J ]. IEEE Trans. Instrum. Meas. , 2005, 54 (3): 941 - 957,
  • 3Satyendra Biswas, Sunil R. Das, Emil M. Petriu. Space Compactor Design in VLSI Circuits Based on Graph Theoretic Concepts [ J ]. IEEE Trans. Instrum. Meas. , 2006, 55 (4) :1106 -1118.
  • 4T. W. Williams, W. Daehn, M. Gruetzner, C. W. Starke. Bounds and Analysis of Aliasing Errors in Linear Feedback Shift Registers [ J ]. IEEE Trans. Computer- Aided Design, 1998, 7 (2) :75 -83.
  • 5M. Damiani, P. Olivo, B. Ricco. Analysis and Design of Linear Finite State Machines for Signature Analysis Testing [ J]. IEEE Trans. Computers, 1991, 40 (9) : 1034 - 1045.
  • 6M. Kopec. Can Nonlinear Compactors Be Better Than Linear Ones. IEEE Trans. Computers, 1991, 44 ( 11 ) : 1275 - 1282.
  • 7李华伟等译.数字系统测试与可测性设计[M].机械工业出版社,2006:156-160.

二级参考文献3

  • 1SIA,The National Technology Roadmap for Semiconductors,1997.
  • 2Jim McEleney and Randy Kramer.Multisite Test Strategy For SIP Mobile.Technologies(J).Evaluation Engineering,July 2006.
  • 3Moore,s.,Cheap Chips for Next Wireless Frontier(J).IEEE Spectrum,June 2006.

共引文献16

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部