期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

支持动态可重构硬件透明编程的预配置调度 被引量：2

Pre-configuration based hybrid tasks scheduling for reconfigurable computing
下载PDF
导出
摘要 面向微处理器和可编程器件加速器的混合异构多核体系结构的可重构计算环境,采用程序员熟悉的函数描述格式,在运行时根据软硬件划分的结果,动态实现到软件函数实体代码或者硬件函数实现电路的连接。为降低重配置开销,提高系统性能,统计了各个硬件函数的调用次数和次序,并结合其运行时间和硬件面积等信息,设计了一种预配置算法,尽量使配置和计算能够重叠处理,从而缩短系统的整体运行时间,获得更大性能加速。 This paper designes in the environment of the heterogeneous multi-core architecture of reconfigurable Computing,using the C/C＋＋ function pointer,with which everyone is familiar,and according to the results of hardware and software defragmenta- tion,programmers accomplished the dynamic connection of the software or hardware function. At the same time,getting the frequency of each function,combining with its running time and hardware space and so on,and using the pre-configuration algorithm, the running time of all functions will be shortened and the speed of computing will be accelerated, then the overhead of reconfiguration will be reduced.
作者 邹祎 吴强 赵远宁
机构地区 湖南大学计算机与通信学院
出处 《计算机工程与应用》 CSCD 北大核心 2008年第27期52-55,共4页 Computer Engineering and Applications
关键词 动态可重构 异构多核体系结构 预配置 hybrid reconfiguration heterogeneous multi-core architecture pre-configuration
分类号 TP316 [自动化与计算机技术—计算机软件与理论]
  • 相关文献

参考文献12

  • 1Walder H,Platzner M.Reconfigurable hardware operating systems: from concepts to realizations[C]//Proc Int'l Conf Eng of Reconfigurable Systems and Algorithms,New York,2003:284-287.
  • 2Andrews D,Niehaus D.Programming models for hybrid FPGA-CPU computational components: a missing link[J].IEEE Micro,2004,24 (4):42-53.
  • 3Steiger C,Walder H,Platzner M,et al.Operating systems for reconfigurable embedded platforms:online scheduling of real-time tasks[J]. IEEE Transactions on Computers, 2004,53 ( 11 ) : 180-192.
  • 4Chen G,Kandemir M.Configuration-sensitive process scheduling for FPGA-Based computing platforms[C]//Proceedings of Design,Automation and Test in Europe Conference and Exhibition,Paris, 2004: 486-493.
  • 5Groza V,Abielmona R.What next?a hardware operating system[C]// IMTC 2004-1nstrumentation and Measurement Technology Conferenee, Ottawa, 2004 : 189-195.
  • 6Li Zhi-yuan,Hauek S,Conflguration Compression for Virtex FPGAs[C]// IEEE Symposium on FPGAs for Custom Computing Machines, 2001:22-36.
  • 7Li Z,Hauck S.Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation[C]// ACM/SIGDA Symposium on Field-Programmable Gate Arrays, 2002.
  • 8Ghiasi S,Nahapetian A,Sarrafzadeh M.An optimal algorithm for minimizing run-time reconfiguration delay[J].ACM Transaction on Embedded Computing Systems,2004,3(2).
  • 9Wu Qiang,Xie Wei,Wang Wei.An architecture and programming framework for dynamic reconfigurable computing systems[C]//Proc of Joint Conf on Information Science, Kaohsiung,China,2006: 599-602.
  • 10Xilinx.Xilinx products' online documentation[EB/OL].[2007].http:// www.xinlinx.com.

二级参考文献17

  • 1Lee E..Overview of the Ptolemy Project.Technical Memorandum UCB/ERL M03/25,University of California,Berkeley,CA,USA,2003.
  • 2Alexander P.,Kong C..Rosetta:Semantic support for model centered systems level design.Computer,2001,34(11):64～70.
  • 3Andrews D.,Niehaus D..Programming models for hybrid FPGA-CPU computational components:A missing link.IEEE Transactions on Micro,2004,24(4):42～53.
  • 4Walder H.,Platzner M..Reconfigurable hardware operating systems:From design concepts to realizations.In:Proceedings of the 3rd International Conference on Engineering of Reconfigurable Systems and Architectures (ERSA'03),Las Vegas(NV),USA,2003.
  • 5The ISO POSIX Working Group.ISO/IEC 9945:2002 POSIX Standard,2002.
  • 6Donthi S.,Haggard R.L..A survey of dynamically reconfigurable FPGA devices.In:Proceedings of the 35th Southeastern Symposium on System Theory,Morgantown,West Virginia,USA,2003,422～426.
  • 7Kwork Y.K.,Ahmad I..Dynamic critical-path scheduling:An effective technique for allocation task graphs to multiprocessors.IEEE Transactions on Parallel and Distributed System,1996,7(5):506～521.
  • 8Karthikeya M.,Purna G.,Bhatia D..Temporal partitioning and scheduling data flow graphs for reconfigurable computers.IEEE Transactions on Computer,1999,48(6):579～590.
  • 9Cormen T.H.,Leiserson C.E..Introduction to Algorithms.Cambridge,MA:The MIT Press,2001,1043～1054.
  • 10Kar R.P..Implementing the rhealstone real-time benchmark.Dr.Dobb's Journal,1990,15(4):46～55.

共引文献31

同被引文献19

  • 1周盛雨,孙辉先,陈晓敏,安军社,张健.基于FPGA的动态可重构系统实现[J].电子器件,2007,30(2):646-650. 被引量：15
  • 2周博,王石记,邱卫东,彭澄廉.SHUM-UCOS:基于统一多任务模型可重构系统的实时操作系统[J].计算机学报,2006,29(2):208-218. 被引量：32
  • 3梁,周学功,王颖,彭澄廉.采用预配置策略的可重构混合任务调度算法[J].计算机辅助设计与图形学学报,2007,19(5):635-641. 被引量：12
  • 4周盛雨,孙辉先,陈晓敏,安军社,张健.实现FPGA回读功能的可重构系统设计[J].计算机工程,2007,33(12):270-271. 被引量：7
  • 5Li Zhiyuan, Hauck S. Configuration Prefetching Techniques for Partial Reconfigurable Coprocessor with Relocation and Defragmentation[C] //Proc. of ACM/SIGDA Symposium on Field- programmable Gate Arrays. New York, USA: ACM Press, 2002.
  • 6Chen Yu, Li Renfa, Wu Qiang. Automatic Reconfigurable System-on-Chip Design with Run-time Hardware/Software Partitioning[C] //Proc. of Conference on Computer-Aided Design and Computer Graphics. Huangshan, China: [s. n.] , 2009.
  • 7Estrin G, Bussel B, Turn R, et al. Parallel Processing in a Restructurable Computer System[J]. IEEE Trans. on Electronic Computers, 1963, EC-12(6): 747-755.
  • 8Hauser J R, Wawrzynek J. Grap: A MIPS Processor with a Reconfigurable Coprocessor[C] //Proc. of IEEE Symposium on FPGAs for Custom Computing Machines. [S. l.] : IEEE Press, 1997.
  • 9Mirsky E, Dehon A. MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources[C] //Proc. of IEEE Symposium on FPGAs for Custom Computing Machines. [S. l.] : IEEE Press, 1996.
  • 10Li Zhiyuan, Hauck S. Configuration Compression for Virtex FPGAs[C] //Proc. of IEEE Symposium on FPGAs for Custom Computing Machines. [S. l.] : IEEE Press, 2001.

引证文献2

二级引证文献6

计算机工程与应用
2008年 第27期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部