期刊文献+

一种低噪声高线性度CMOS上变频混频器 被引量:2

A Low Noise High Linearity CMOS Upconversion Mixer
下载PDF
导出
摘要 设计实现了一种采用开关跨导型结构的低噪声高线性度上变频混频器,详细分析了电路的噪声特性和线性度等性能参数,本振频率为900 MHz。芯片采用0.18μm Mixed signal CMOS工艺实现。测试结果表明,混频器的转换增益约为8 dB,单边带噪声系数约为11 dB,输入参考三阶交调点(IIP3)约为10.5 dBm。芯片工作在1.8 V电源电压下,消耗的电流为10 mA,芯片总面积为0.63 mm×0.78 mm。 In this paper, a low noise high linearity mixer is presented, exploiting a switched transconductor topology. Its noise figure(NF) and linearity are analyzed particularly. The LO frequency is 900 MHz. The mixer chip is implemented in 0.18 μm mixed signal CMOS process. The measurement result shows that the conversion gain of the mixer is about 8 dB,the SSB NF is about 11 dB,and the input-referred third-order intercept point(IIP3) is about 10.5 dBm. The chip consumes 10 mA at 1.8 V power supply and the size of the whole chip is 0.63 mm×0. 78 mm.
出处 《固体电子学研究与进展》 CAS CSCD 北大核心 2008年第3期363-367,共5页 Research & Progress of SSE
基金 国家高科技研究发展计划资助项目(项目编号:2007AA01Z282)
关键词 混频器 开关跨导 噪声系数 三阶交调点 mixer switched transconductor noise figure third-order intercept point
  • 相关文献

参考文献9

  • 1Razavi B. RF Microelectronics [M]. New Jersey: Prentice-Hall, 1998.
  • 2顾明,石寅,代伐.A Wide-Band High-Linearity Down-Conversion Mixer for Cable Receptions[J].Journal of Semiconductors,2006,27(7):1159-1163. 被引量:1
  • 3Chu Fangqing, Li Wei, Ren Junyan. An implementation of a CMOS down-conversion mixer for GSM1900 receiver [C]. Asia and South Pacific Conference on Design Automation,2006: 1D-6.
  • 4Darabi H, Chiu J. A noise cancellation technique in active RF-CMOS mixers [J]. IEEE J Solid-state Circuits, 2005, 40(12):2 628.
  • 5Klumperink E A M, Louwsma S M. A CMOS switched transconductor mixer[J]. IEEE J Solidstate Circuits, 2004, 39(8)..1 231.
  • 6Darabi H, Abidi A A. Noise in RF-CMOS mixer: A simple physical model [J]. IEEE J Solid-state Circuits, 2000, 35(1)..15.
  • 7Terrovitis M T, Meyer R G. Noise in eurrent-commutating CMOS mixers [J]. IEEE J Solid-state circuits, 1999, 34(6):772.
  • 8卢磊,周锋,唐长文,闵昊,王俊宇.中心抽头差分电感的等效模型和参数提取[J].Journal of Semiconductors,2006,27(12):2150-2154. 被引量:6
  • 9Liu Lu, Wang Zhihua. Analysis and design of a lowvoltage RF CMOS mixer [J]. IEEE Trans CAS II, 2006, 3(3):212.

二级参考文献14

  • 1菅洪彦,唐珏,唐长文,何捷,闵昊.可缩放的开路通路地屏蔽电感在片测试结构去嵌入方法[J].Journal of Semiconductors,2005,26(8):1656-1661. 被引量:1
  • 2Rogers J,Plet C.Radio frequency integrated circuit design.Artech House,INC,2003
  • 3Otaka S,Ashida M,Ishii M,et al.A + 10-dBm IIP3 SiGe mixer with IM3 cancellation technique.IEEE J Solid-State Circuits,2004,39 (12):2333
  • 4Razavi B.RF microelectronics.Pearson Education,INC,2003
  • 5Gray P R,Hurst P J,Lewis S H,et al.Analysis and design of analog integrated circuits.John Wiley & Sons,INC,2001
  • 6Astis G D,Cordeau D,Paillot J M,et al.A 5-GHz fully integrated full PMOS low-phase-noise LC VCO.IEEE J Solid-State Circuits,2005,40(10):2087.
  • 7Gierkink S L J,Levantino S,Frye R C,et al.A low-phase-noise 5-GHz CMOS quadrature VCO using superharmonic coupling.IEEE J Solid-State Circuits,2003,38(7):1148
  • 8Li Xiaoyong,Shekhar S,Allstot D J.Gm-boosted com-mon-gate LNA and differential colpitts VCO/QVCO in 0.18-μm CMOS.IEEE J Solid-State Circuits,2005,40(12):2609
  • 9Chen H C,Wang T,Lu S S,et al.A monolithic 5.9-GHz CMOS I/Q direct-down converter utilizing a quadrature coupler and transformer-coupled subharmonic mixers.IEEE Microw Wireless Compon Lett,2006,16(4):197
  • 10Troedsson N,Wernehag J,Sjoland H.Differential measurement and parameter extraction of symmetrical inductors.23rd NORCHIP Conf,2005:289

共引文献5

同被引文献13

  • 1Lee T H.CMOS射频集成电路设计[M].北京:电子工业出版社,2001.206-209.
  • 2凌云.高速复接器设计[D]东南大学,东南大学2006.
  • 3Eric A.M.Klumperink,,Simon M.Louwsma,,Gerard J.M.Wienk,,Bram Nauta."A CMOS Switched Transconductor Mixer". IEEE Journal of Solid State Circuits . 2004
  • 4E.A.M.Klumperink,S.M.Louwsma,G.J.M.Wienk,B.Nauta."A1Volt switched transconductor mixer in0.18μmCMOS,". Proc. 2003 Symp. VLSI Circuits . 2003
  • 5Kouichi Kanda.10Gb/s4:1MUX/1:4DEMUX in90nm standard CMOS. IEEE International Solid-State Circuits Conference . 2007
  • 6Qiu x H,,Chen H Y.Discussion on the low-power CMOS latches and flip-flops. Proceedings of the 5th International Conference on Sohd-State and Integrated Circuit Technology . 1998
  • 7DRAGO S, LEENAERTS D, NAUTA B, et al. A 200 μA duty-cycled PLL for wireless sensor nodes in 65 nm CMOS [J]. IEEE Journal of Solid-State Circuits, 2010, 45 (7): 1305-1315.
  • 8AYERS J, MAYARAM K, FIEZ T S. An ultralow-power receiver for wireless sensor networks [ J]. IEEE Journal of Solid-State Circuits, 2010, 45 (9): 1759-1769.
  • 9ADI无线传感器网络解决方案[EB/OL].(2014-11-12)www.analog.com.
  • 10SAHA P K, HOWARD D C, SHANKAR S, et al. A 6-20 GHz adaptive SiGe image reject mixer for a self- healing receiver [ J]. IEEE Journal of Solid-State Cir- cuits, 2012, 47 (9): 1998-2006.

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部