期刊文献+

电流模降压DC-DC内部补偿研究 被引量:3

Research on Internal Compensation Design in Current Mode DC-DC Buck Converters
下载PDF
导出
摘要 利用片内补偿实现了一款单片电流模降压型DC-DC变换器。设计的分段线性斜坡补偿电路大大缓解了传统线性方法的过补偿问题,提高了系统响应速度。集成的RC频率补偿结构克服了稳定性对输出负载以及陶瓷输出电容ESR的依赖,简化了设计,节省了PCB面积。芯片基于标准0.5μm CMOS工艺实现,内部补偿实现了良好的环路稳定性,负载调整率以及线性调整率均小于0.4%,400 mA负载阶跃对应输出电压的响应时间小于8μs。同步整流技术使得效率高达94%。 A monolithic current-mode DC-DC buck converter with internal compensation is presented. The proposed piecewise linear slope compensation circuit deals with the overcompensation of linear method and improves transient response. Integrated RC frequency compensation structure overcomes the drawback of traditional stability dependency on load resistance and the ceramic output capacitor's ESR, which reduces the complexity of the design and saves the PCB space. The DC-DC converter has been fabricated with a standard 0. 5 μm CMOS process. Internal compensation technique provides high loop stability, both load and line regulations are less than 0. 4$. And the output voltage can recover within 8μs for 400mA load step. High efficiency up to 94% is achieved through internal synchronous rectification.
出处 《固体电子学研究与进展》 CAS CSCD 北大核心 2008年第3期440-444,459,共6页 Research & Progress of SSE
基金 国家自然科学基金(60172004) 国家教育部博士点基金项目(20010701003)资助
关键词 降压型DC—DC 电流模控制 斜坡补偿 频率补偿 DC-DC buck converter current-mode control slope compensation frequency compensation
  • 相关文献

参考文献10

  • 1YuanB, LaiXQ, WangHY, et al. The design of a start-up circuit for BOOST DC-DC Converter with low supply voltage[C]. ASICON 2005 6^th Int Conf on ASIC Proc Shanghai, China: IEEE Press, 2005: 512- 515.
  • 2余华,邹雪城,陈朝阳.高性能PWM型DC-DC升压变换器研究[J].固体电子学研究与进展,2006,26(3):420-425. 被引量:5
  • 3Lee Cheung Fai, Philip KTMok. A monolithic current-mode CMOS DC-DC converter with on-chip current-sensing technique [J]. IEEE J Solid-state Circuits, 2004, 39(1): 3-14.
  • 4Day M, Optimizing low-power DC/DC designs-external versus internal compensation[EB/OL]. Texas Instruments WorkbookS, 2004.
  • 5Mattingly D. Designing stable compensation networks for single phase voltage mode buck regulators [EB/OL]. Intersil Technical Brief, 2003.
  • 6Ridley RB. A new, continuous-time model for current mode control[J]. IEEE Trans Power Electron, 1991, 6(2): 271-280.
  • 7Erickson RW, Maksimovic D. Fundamentals of Power Electronics[M]. Second Edition. Secaucus, N J, USA: Kluwer Academic Publishers, 2000.
  • 8Wong K. Output capacitor stability study on a voltage-mode buck regulator using system-poles approach [J]. IEEE Tran Circuits And Systems Ⅱ, 2004, 51 (8) : 436-441.
  • 9Seago J. OPTI-LOOP architecture reduces output capacitance and improves transient response[EB/OL]. Linear Application Note76, 1999.
  • 10Razavi B. Design of Analog CMOS Integrated Circuits [M]. McGraw-Hill, 2000.

二级参考文献10

  • 1周政海,邓先灿,楼向雄.低压高频PWM DC/DC转换器芯片设计[J].固体电子学研究与进展,2004,24(4):461-465. 被引量:12
  • 2罗萍,李强,熊富贵,武洁,牛全民,曾家玲,张波,李肇基.新型开关电源的关键技术[J].微电子学,2005,35(1):63-66. 被引量:14
  • 3Claudio Contiero,Antonio Andreini,Paola Galbiati.Roadmap differentiation and emerging trends in BCD technology[C].The 32nd European Solid-State Device Research Conference,Florence,Italy,2002:275 -282.
  • 4Deng H F,Duan X M.Monolthically integrated boost converter based on 0.5 μm C MOS process[J].IEEE Transactions on Power Electronics,2005,20(3):628-638.
  • 5Abedinpour A,Trivedi A,Shenai K.DC-DC power converter for monolithic implementation[C].Proc Conf IEEE Industry Applicaions Soc Annual Meeting,2000:2 471 -2 475.
  • 6Sun N X,Duan X M,Zhang X.Design of a 4-MHz,5 V to 1 V monolithic voltage regulator chip[C].Proc ISPSD'02,2002:217-220.
  • 7Lee C F,Mok P K T.A monolithic current-mode CMOS DC-DC converter with on-chip current-sensing technique[J].IEEE Journal of Solid States Circuits,2004:3-14.
  • 8Kursun V,Narendra S G.De V K,et al.Monolithic dc-dc converter analysis and M OSFET gate voltage optimization[C].Proc IEEE/ACM Int Symp Quality Electronic Design,2003:279-284.
  • 9Duan X M Deng H F,Sun N X.A high performanceintegrated boost DC-DC converter for portable power supply[C].Applied Power Electronics Conference and Exposition,2004.APEC ′04.Nineteenth Annual IEEE,20 04:1 039-1 044.
  • 10胡黎强,林争辉,李林森.一种高效率低功耗开关电源的实现[J].微电子学,2003,33(2):136-139. 被引量:9

共引文献4

同被引文献17

  • 1黄飞.电流模Buck型DC-DC芯片的稳定性分析[J].自动化与仪器仪表,2006(4):75-76. 被引量:3
  • 2王红义,来新泉,李玉山.减小DC-DC中斜坡补偿对带载能力的影响[J].Journal of Semiconductors,2006,27(8):1484-1489. 被引量:17
  • 3Lee Cheung Fai, Philip KTMok. A monolithic current-mode CMOS DC-DC converter with on-chip current-sensing technique [J]. IEEE J Solid-state Circuits, 2004, 39(1): 3-14.
  • 4Holland B. Modelling, analysis and compensation of the current-mode converter[C]. Proceedings of Powcroon: International Solid-State Power Electronics Conference, Dallas, 1984: 121-126.
  • 5Edwards K, Jose S. Cancellation of Slope Compensation Effect on Current Limit: US, 6611131 B2 [P/ OL]. 2003-08-26.
  • 6Hiroki S, Yasuhiro S. Design of a current-mode, MOS, DC-DC buck converter with a quadratic slope compensation scheme [C]. 2005 IEEE International 48th Midwest Symposium on Circuits and Systems, Cincinnati, OH, United States, 2005:671-674.
  • 7Lu Jiaying, Wu Xioabo. A novel piecewise linear slope compensation circuit in peak current mode control [C]. IEEE Conf Electron Dev Soil-state Circuit EDSSC, Tainan, Taiwan: IEEE Press, 2007: 929- 932.
  • 8Razavi B. Design of Analog CMOS Integrated Circuits [M]. McGraw-Hill, 2000.
  • 9MANIKTALA S.精通开关电源[M].王志强.译.北京:人民邮电出版社.2008:214-223.
  • 10叶强,来新泉,李演明,袁冰,陈富吉.A Piecewise Linear Slope Compensation Circuit for DC-DC Converters[J].Journal of Semiconductors,2008,29(2):281-287. 被引量:11

引证文献3

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部