期刊文献+

NMOS ESD保护器件直流仿真模型设计

A DC-Model for Simulation of NMOS ESD Protection Device
下载PDF
导出
摘要 本文对NMOS ESD保护器件建模中的骤回现象和寄生效应进行了研究,并据此提出了一个NMOS ESD保护器件的DC模型。该模型包括基于BSIM3模型的MOS管、反映寄生效应的寄生NPN晶体管、衬底电阻和串联电阻。提出了用于描述模型工作在大电流区域时状态的I-V特性计算公式和对模型所需晶体管参数进行提取的方法。仿真结果表明该模型能够较好地描述NMOS ESD保护器件的工作特性。 A practical DC model for simulation of ESD NMOS is presented. Models for MOS transistor based on BSIM 3V3, bipolar transistor for parasitic effect, substrate resistance and series resistance are provided. Studies have been done on the snapback and parasitic bipolar action for modeling ESD NMOS. Equations for modeling the high current behavior of NMOS transistor have been developed. Extraction methodology for obtaining the bipolar parameters is given. Simulation results are presented and compared to the experiment data.
出处 《微计算机信息》 北大核心 2008年第28期296-298,共3页 Control & Automation
基金 上海市科委AM基金(0504)深亚微米SOC设计中全芯片ESD仿真工具的研究 江苏省专用集成电路重点实验室开放课题(JSICK0402)高性能DDR2I/O中ESD电路设计与验证
关键词 ESD 骤回 寄生效应 建模 参数提取 ESD snapback parasitic effect modeling parameter extraction.
  • 相关文献

参考文献6

  • 1S. Beebe. Simulation of complete CMOS I/O circuit response to CDM stress [C]. Proceedings of Electrical Overstress/Electrostatic Discharge Symposium, Reno, NV, 1998.
  • 2Junjun Li. Compact Modeling of On-Chip ESD Protection Devices Using Verilog-A [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006,25(6):1047-1063.
  • 3Chen J.Z., Amerasekera, E.A. and Duvvury C. Design methodology and optimization of gate-driven NMOS ESD protection circuits in submicron CMOS processes [J]. IEEE Transactions on Electron Devices, 1998,45(12):2448-2456.
  • 4R.S.Muller. Device Electronic for Integrated Circuits, New York [M], England: John Wiley, 1986.
  • 5关彦青,程东方,王邦麟.用TCAD进行IC新工艺的开发[J].微计算机信息,2006,22(10S):131-133. 被引量:6
  • 6W.Y.Jang, C.Y.Wu, and H.J.Wu. A new experiment method to determine the saturation voltage of a small-gemetry MOSFET[J]. Solid-State Electron, 1998, 31:1421-1431.

二级参考文献6

  • 1方健,张正璠,雷宇,乔明,李肇基,张波.有n埋层结构的1200V横向变掺杂双RESURF LDMOS研制[J].Journal of Semiconductors,2005,26(3):541-546. 被引量:6
  • 2Rainer Minixhofer, Kieter Rathei, Using TCAD for Fast Analysis of Misprocessed Wafers and Yield Excursions, ASMC 2005 Proceedings, 2005, pp.198-200.
  • 3Axel Erlebach, Christoph Zechner, and Amir A1-Bayati, TCAD Simulation in Development and Fabrication of Deep-sub-μm Devices, Extended Abstracts of the Third International Workshop on 2-3 Dec. 2002, pp.81 - 84.
  • 4Synopsys, Taurus-Workbench User Guide, Sep 2003.
  • 5Apples JA, Vaes HMJ.High voltage thin layer devices. IEDM Tech Dig, 1979, pp.238-241.
  • 6高有堂,乔建良.基于MAX+PLUSII环境下接口电路设计与仿真[J].微计算机信息,2002,18(12):47-49. 被引量:2

共引文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部