期刊文献+

组扩展编码在测试数据压缩中的应用

Application of group and expansion code in test data compression
下载PDF
导出
摘要 为了减少SoC芯片的测试数据,提出了一种基于组扩展编码的测试数据压缩方案。该方案采用变长到变长的编码方式对任意长度的0游程和1游程编码,代码字由标记位、前缀和尾部组成。组扩展码将每组的容量扩大了一倍,能有效压缩芯片测试数据量。理论分析和实验结果表明组扩展编码能取得很好的压缩效果,而且能够更好地适应于不同的测试电路。 A scheme of test data compression based on the Group and Expansion Code (GEC) was presented to reduce compression data of System-on-a-Chip ( SoC). It is a variable-to-variable code based on encoding both O's run and 1's run, and the code word consists of marked bit, prefix and tail. Due to the characteristics of GEC, which lies in its ability to double capacity of every group, it can compress test data efficiently. Theoretical analysis and experimental results show that the proposed scheme can provide a higher compression efficiency than FDR and has a better adaptability to various test sets.
出处 《计算机应用》 CSCD 北大核心 2008年第10期2701-2703,2724,共4页 journal of Computer Applications
基金 国家自然科学基金资助项目(90407008) 国家自然科学基金资助项目(60633060) 安徽省自然科学基金资助项目(050420103) 安徽省教育厅自然科学项目(KJ2008B031)
关键词 测试数据压缩 变长-变长的编码 组扩展编码 test data compression variable-to-variable-length code Group and Expansion Code (GEC)
  • 相关文献

参考文献14

  • 1CHANDRA A, CHAKRABARTY K. Test resource partitioning for SOCs [J]. IEEE Design & Test of Computers, 2001, 18(5): 80-91.
  • 2CHANDRA A, CHAKRABARTY K. Test data compression and test resource partitioning for system-on-a-chip using frequency-directed run-length (FDR) codes[J]. IEEE Transactions on Computers, 2003, 52(8) : 1076 - 1088.
  • 3CHANDRA A, CHAKRABARTY K. Test resource partitioning and reduced pin-count testing based on test data compression[ C] //Proceedings of Design, Automation and Test in Europe Conference and Exhibition. Washington, DC: IEEE Computer Society, 2002:598 - 603.
  • 4DAS S R, RAMAMOORTHY C V, ASSAF M H, et al. Revisiting response compaction in space for full-scan circuits with nonexhaustive test sets using concept of sequence characterization [ J]. IEEE Transactions on Instrumentation and Measurement, 2005, 54(5) : 1662 - 1677.
  • 5JAS A , GHOSH - DASTIDAR J , TOUBA N A . Scan vector compression/ decompression using statistical coding [ C ]// Proceedings of IEEE VLSI Test Symposium (VTS). Washington, DC: IEEE Computer Society, 1999:114 - 120.
  • 6JAS A, GHOSH-DASTIDAR J, NG M-E, et al. An efficient test vector compression scheme using selective Huffman coding [ J]. IEEE Transactions on CAD of Integrated Circuits and Systems, 2003, 22(6) : 797 - 806.
  • 7CHARDRA A, CHAKRABARTY K. System - on - a - chip test data compression and decompression architectures based on Golomb codes [ J]. IEEE Transactions on CAD of Integrated Circuits and System, 2001, 20(3): 355-368.
  • 8梁华国,蒋翠云.基于交替与连续长度码的有效测试数据压缩和解压[J].计算机学报,2004,27(4):548-554. 被引量:70
  • 9EL-MALEH A H, AL-ABAJI R H. Extended frequency-directed run-length code with improved application to system-on-a-chip test data compression [ C ] // Proceedings of Electronics Circuits and Systems on 9th International Conference. New York: IEEE, 2002, 2:449-452.
  • 10ZHAN WENFA, LIANG HUAGUO, SHI FENG, et al. Test data compression scheme based on variable-to-fixed-plus-variablelength coding[ J]. Journal of Systems Architecture, 2007, 53 (11): 877-887.

二级参考文献12

  • 1Chen C A,IEEE Trans Computer Aided Design Circuits Systems,1998年,17卷,8期,692页
  • 2Chen C A,Proc IEEE Int Test Conf,1995年,814页
  • 3Abramovici M., Breuer M., Friedman A.. Digital Systems Testing and Testable Design. New York: Computer Science Press, 1990
  • 4Liang Hua-Guo, Hellebrand S., Wunderlich H.-J.. A mixed-mode BIST scheme based on folding compression. Journal of Computer Science and Technology, 2002, 17(2)
  • 5Liang Hua-Guo. A New Technique for Deterministic Scan-based Built-in Self-test (BIST). Aachen, Germany: Shaker Verlag GmbH, 2003
  • 6Chandra A., Chakrabarty K.. System-on-a-chip test data compression and decompression based on internal scan chains and Golomb coding. IEEE Transactions on Computer-Aided Design of Integrated Circuits & Systems, 2002, 21:715~722
  • 7Chandra A., Chakrabarty K. System-on-a-chip test data compression and decompression architectures based on Golomb codes. IEEE Transactions on CAD/ICAS, 2001, 20: 355~368
  • 8Chandra A., Chakrabarty K.. Frequency-directed run-length (FDR) codes with application to system-on-a-chip test data compression. In: Proceedings of IEEE VLSI Test Symposium, Marina Del Rey, CA, 2001, 42~47
  • 9Jas A., Ghosh-Dastidar J., Touba N.A.. Scan vector compression/decompression using statistical coding. In: Proceedings of IEEE VLSI Test Symposium (VTS), 1999, 114~120
  • 10Jas A., Touba N.A.. Test vector decompression via cyclical scan chains and its application to testing core-based designs. In: Proceedings of IEEE International Test Conference (ITC), Washington, D.C., 1998, 458~464

共引文献100

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部