期刊文献+

基于二维延迟链的高精度时间间隔测量 被引量:3

High accuracy time interval measurement based on two-dimensional delay chains
下载PDF
导出
摘要 延迟线内插法是一种常用的时间间隔高精度测量方法,具有结构简单、便于片上实现的特点。本文提出了一种基于二维延迟链的高精度时间间隔测量方法,解决了现有一维延迟链中测量精度与刻度均匀性的矛盾;对二维延迟链的时间间隔测量精度进行了分析,通过QuartusⅡ软件对二维延迟链进行了布线,并由时序仿真得到了100ps的测量精度。 The method of delay chain interpolation is commonly applied in high accuracy time interval measurement, which has the advantages of simplicity and is easy for on chip implementation. The paper introduces a high accuracy time interval measurement method based on two-dimensional delay chains, which solves the conflict in temporary on dimensional delay chain between measurement accuracy and scale equality. After analyzing the time interval measurement accuracy of the two-dimensional delay chains, the routing is implemented by utilizing the software Quartus Ⅱ. The measurement accuracy results of timing simulation achieved to 100ps.
出处 《电子测量技术》 2008年第9期43-46,共4页 Electronic Measurement Technology
关键词 二维延迟链 FPGA 内插法 时间间隔测量 two-dimensional delay chain FPGA interpolation time interval measurement
  • 相关文献

参考文献8

  • 1SONG J,AN Q, LIU SH B. A high-resolution time-to-digital converter implemented in field-programmablegate-arrays [J]. IEEEE Transactions On Nuclear Science, 2006,53(1) : 236-241.
  • 2宋健,安琪,刘树彬.基于PCI总线的高精密时间间隔测量仪的研制[J].电子测量与仪器学报,2006,20(3):37-42. 被引量:10
  • 3HUANG J L, CHENG K T. an on-chip short-time interval measurement technique for testing high-speed communication links[J]. 19th IEEE Proceedings on VLSI Test Symposium, 2001,380-385.
  • 4潘继飞,姜秋喜,毕大平.基于内插采样技术的高精度时间间隔测量方法[J].系统工程与电子技术,2006,28(11):1633-1636. 被引量:34
  • 5许洪光,林茂六.基于现场可编程门阵列的时数转换器原理与实现方法[J].测控技术,2003,22(9):58-60. 被引量:2
  • 6KALISZJ, SZPLET R, PASIERBINSKI J, et al. Field-promgramable-gate-array-based time-to-digital converter with 200 ps resolution [J]. IEEE Transactions On Instrumentation And Measurement, 1997, 46(1):51-55.
  • 7KALISZ J, SZPLET R, PASIERBINSKI J. Interpolation time counter with 100 ps resolution on a single FPGA device[J]. IEEE Transactions On Instrumentation And Measurement, 2000, 49 (4) : 879-883.
  • 8WUJ Y, SHI Z, WANG I Y. Firmware-only implementation of time-to-digital converter (TDC) in field-programmable gate array (FPGA) [J]. Neclear Cinece Sympsium Conference Record, 2003, 1: 177-181.

二级参考文献16

  • 1Rab T and Kas J. The use of stabilized CMOS delay lines in the digitization of short time intervals [J]. Proc IEEE symp Circuits, 1993,28:887 -894.
  • 2Ami Y and Osh T. TMC A CMOS time to digital converrter VLSI[ J].IEEE Trans Nucl Sci, 1989,36.
  • 3Tri S.A reprogrammable gate away and applications[ J]. Proc IEEE ,1993,81 (7).
  • 4Rose J, Gan A. Architecture of field-programmable gate arrays[J].Proc,IEEE,1993,81:1013 -1029.
  • 5Kalisz J, Szplet R, Tas J and Pon A. Field-programmable-gate-array-based time-to-digital converter with 200ps resolution[J]. IEEE Trans Instrum Meas,1997,46( 1 ).
  • 6Jorgen Christiansen,"High Performance Time to Digital Converter (Version 2.2)",CERN,March 2004.
  • 7Maxim,"App Note 209:How Delay Lines Work",August 2002.
  • 8Howard W.Johnson and Martin Graham,"High Speed Digital Design",New Jersey,Prentice Hall,1993.
  • 9Joey Doernberg,Hae-seung Lee,and David A.Hodges,"Full-Speed Testing of A/D Converters",IEEE Journal of Solid-State Circuits,Vol.sc-19,No.6,December 1984.
  • 10Manuel Mota and Jorgen Christiansen,"A High-Resolution Time Interpolator Based on a Delay Locked Loop and an RC Delay Line",IEEE Journal of Solid-State Circuits,Vol.34,No.10,October 1999.

共引文献40

同被引文献17

  • 1唐恒标,冯建华,冯建科.基于测试系统的FPGA逻辑资源的测试[J].微电子学,2006,36(3):292-295. 被引量:13
  • 2朱曼子,刘伯安.一种新型混合信号时钟延时锁定环电路设计[J].微电子学与计算机,2007,24(3):154-157. 被引量:3
  • 3Shi G W,Wang Q,Chen M.A digital phase locked loo Pused in SDH equipment clock[A].IEEE 2nd International Conference on Microwave and Millimeter Wave Technology[C],2000,231 -234,.
  • 4Song J,An Q,Liu S B.A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays[A].IEEE Transactions on Nuclear Science,2006,53 (1):236-241.
  • 5ITU-T Recommendation G.813[S].Timing characteristics of SDH equipment slave clocks (SEC).
  • 6Stratix GX FPGA Family Data Sheet[S].San Jose,CAt Altera Corp.,2003.
  • 7CUMMINGIG,WONGFH.合成孔径雷达成像-算法与实现[M].洪文,胡东辉译.北京:电子工业出版社,2007:219-248.
  • 8MATTHIAS WEIB.Time and Frequency Synchronisation Aspects for Bistatic SAR Systems[C].EUSAR 2004:395-398.
  • 9MATTHIAS WEIΒ.Synchronisation of Bistatic Radar Systems[C].IEEE International Geoscience and Remote Sensing Symposium,2004:1750-1753.
  • 10KRASNIEWSKI A.Evaluation of delay faulttestability of LUTs for the enhancement of application-dependent testing of FPGAs. J Syst Architec . 2003

引证文献3

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部