期刊文献+

高速互连线间的串扰规律研究 被引量:1

Study on Crosstalk in High Speed Interconnect
下载PDF
导出
摘要 信号完整性中的串扰问题是目前高速电路设计中的难点和重点问题。利用高速电路仿真软件HSPICE和MATLAB软件,对高速电路中的互连线串扰模型进行了仿真分析,总结了三种变化因素下互连线间的串扰规律,对部分串扰规律进行了探索性的研究。 The crosstalk is now one of the difficulties and emphases of signal integrity in high speed circuit design. The erosstalk model of high speed interconnect was simulated and analyzed using high speed circuit simulation software HSPICE and MATLAB, then erosstalk rules under three kinds of varying factors were summarized and some explorative research on partial crosstalk rules was done.
出处 《电子工艺技术》 2008年第5期262-265,共4页 Electronics Process Technology
关键词 高速互连线 信号完整性 串扰 High speed interconnect Signal Integrity Crosstalk
  • 相关文献

参考文献3

  • 1李玉山,李丽平等译.信号完整性分析[M].北京:电子工业出版社,2005
  • 2Cuviello M, Dey S, Bai X et al. Fault modeling and simulation for crosstalk in system - on - chip interconnects [ C ]. IEEE/ACM international conference on computer - aided design, 1999( 1 ) :297 -303.
  • 3张金林,沈绪榜,陈朝阳.SoC中IP核间互联总线完整性故障测试模型[J].电子科技大学学报,2007,36(3):611-613. 被引量:9

二级参考文献7

  • 1Avant! Corporation.Star-hspice manual[P].2001.
  • 2ZHOU H,WANG D F.Global routing with crosstalk constrains[C]//Proceedings International Conference on Computer Design VLSI in Computers and Processors.San Jose,CA:[s.n.],1996:310-315.
  • 3RAHMAT K,NEVES J,LEE J.Methods for calculating coupling noise in early design:a comparative analysis[C]//Proceedings International Conference on Computer Design VLSI in Computers and Processors.H.Kawaguchi:IEEE Computer Society,1998:76-81.
  • 4CUVIELLO M,DEY S,BAI X,et al.Fault modeling and simulation for crosstalk in system-on-chip interconnects[C]//IEEE/ACM International Conference on Computer-Aided Design.Washington DC:IEEE Computer Society,1999:297-303.
  • 5CAO Y.Effective on-chip inductance modeling for multiple signal lines and application to repeater insertion[J].IEEE Transaction on VLSI Systems,2002,10(6):799-805.
  • 6MOHAMMAD H T,AHMED N,NOURANI M.Testing SoC interconnects for signal integrity using extended JTAG architecture[J].IEEE Trans CAD of IC and Syst,2004,23(5):800-811.
  • 7NORDHOLZ P,TREYTANAR D,OTTERSTEDT J,et al.Signal integrity problems in deep submicron arising from interconnects between cores[C]// Proceedings IEEE VLSI Test Symposium.Washington,DC,USA:IEEE Computer Society,1998:28-33.

共引文献19

同被引文献8

  • 1陈伟.高速电路信号完整性分析与设计[M]北京:电子工业出版社,200987-107.
  • 2姜雪松.电磁兼容与PCB设计[M]北京:机械工业出版社,2008.
  • 3江思敏.PCB和电磁兼容设计[M]北京:机械工业出版社,2008.
  • 4张海风.HyperLynx仿真与PCB设计[M]北京:机械工业出版社,2005164-176.
  • 5Mark I.Montrose;吕英华.电磁兼容的印刷电路板设计[M]北京:机械工业出版社,2005.
  • 6Eric Bogatin;李玉山.信号的完整性分析[M]北京:电子工业出版社,2005.
  • 7Mondal Mosin. Electrical analysis of multi-board PCB systems with differential signaling considering non-ideal common ground connection[A].2007.37-40.
  • 8熊青松,吴兆华,陈品,赵强.基于Hyperlynx的高速互连信号串扰分析[J].桂林电子科技大学学报,2010,30(6):537-540. 被引量:2

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部