期刊文献+

片上锁相环调谐的低功耗中频复数滤波器设计 被引量:1

Low-Power IF Complex Filter with on-Chip Tuning Circuit Based on PLL
下载PDF
导出
摘要 讨论了应用于IEEE802.15.4标准低中频接收机的3阶贝塞尔复数gm-C滤波器,其中跨导器采用Nauta结构。为了消除工艺偏差、温度变化、老化对截止频率的影响,滤波器电路使用了片上锁相环调谐电路。滤波器设计采用HJTC-0.18μm1P6MCMOS混合工艺,中心频率为+3 MHz,-3 dB带宽为2.6 MHz。仿真结果显示临道、间道抑制分别为26.4、44 dB,镜像抑制为31.4 dB,带内SFDR为54.8 dB。复数滤波器电源电压为2.5 V,整体消耗的电流约为1.61 mA。 A 3rd order Bessel complex gm-C filter which uses Nauta's transconductor for a low-IF receiver of IEEE802.15.4 was discussed. To avoid variance of technology and enviorment effects on cut-off frequency this filter used an on-chip tuning circuit based on PLL. Based on HJTC-0.18 tsm 1P6M CMOS technology, the filter is centered at + 3 MHz and have a passband of 2.6 MHz. Simulation results showed that adjacent and alternate channels are attenuated by 26.4 dB and 44 dB.The image signal is rejected by 31.4 dB and the in-band SFDR is 54.8 dB. The complex filter and tuning circuit dissipates 1.61 mA current from a 2.5 V supply.
作者 贠磊 李国林
出处 《半导体技术》 CAS CSCD 北大核心 2008年第9期821-824,共4页 Semiconductor Technology
基金 北京市科技计划项目(D0306008040311)
关键词 复数滤波 GM-C滤波器 Nauru跨导器 锁相环调谐电路 互补型金属氧化物半导体 complex filtering gm-C filter Nauta's transconductor tuning circuit based on PLL CMOS
  • 相关文献

参考文献8

  • 1KLUGE W, POEGEL F, ROLLER H, et al. A fully integrated 2.4 GHz IEEE 802.15.4-compliant transceiver for ZigBee^TM applications[ J]. IEEE JSSC ,2006,41 (12) :2767-2775.
  • 2NAUTA B. A CMOS transeonduetanee-C filter technique for very high frequencies[J].IEEE JSSC,1992,27(2) :142-153.
  • 3ANDREANI P, MATTISSON S.On the use of Nauta' s transconductor in low-frequency CMOS gm-C bandpass filters [J].IEEE JSSC 37(2) :114-124.
  • 4KERWIN W J, HUELSMAN L P, NEWCOMB R W.Statevariable synthesis for insensitive integrated circuit transfer functions[J]. IEEE JSSC, 1967,2(9) :87-92.
  • 5EMIRA A, SKNCHEZ-SINENCIO E.A low-power CMOS complex filter for bluetooth with frequency tuning[J]. IEEE Int Syrup on Circuits and Systems,2003,1(5):489-492.
  • 6Allen P E,Holberg D R(著).CMOS模拟集成电路设计[M].冯军,李智群(译).北京:电子工业出版社,2005.
  • 7MIJUSKOVIC D, BAYER M, CHOMICZ T, et al. Cell based fully integrated CMOS frequency synthesizers[ J]. IEEE JSSC, 1994,29 ( 3 ) : 271-279.
  • 8YOUNG I A, GREASON J K, WONG K L.A PLL clock generator with 5 to 110 MHz of lock range for microprocessors [J]. IEEE JSSC, 1992,27 ( 11 ) : 1599-1606.

共引文献31

同被引文献3

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部