期刊文献+

基于FPGA的PID神经元网络控制器设计 被引量:3

A PID Neural Network Controller Based on FPGA
下载PDF
导出
摘要 本文介绍了一种将PID控制规律与神经元网络相结合的方法,即PID神经元网络,之后采用硬件语言进行描述的方法将其在FPGA中实现。采用modelsim 6.0对其进行仿真验证并在Quartus II 6.0平台上进行综合,最终形成一个被灵活调用的IP核。同时,基于FPGA所实现的IP核具有很好的可移植性和复用性,适合应用到各种智能控制系统中,从而提高控制系统的实时性,具有广泛的推广应用价值。 This paper introduces a PID neural network which combines the regular PID control law with the neural network and the hardware implementation based on FPGA is also presented. The simulator of modelsim 6.0 is used for verification and then it is synthesized with Quartus II 6.0 to form a flexible IP core.
出处 《自动化技术与应用》 2008年第9期11-13,5,共4页 Techniques of Automation and Applications
基金 河南省教育厅自然科学基金项目(编号:200610464031)
关键词 PID神经元 FPGA IP核 浮点运算 PID neuron FPGA IP core floating point operation
  • 相关文献

参考文献3

二级参考文献13

  • 1Ferreira P,Ribeiro P,Antunes A,et al.Artificial neural networks processor:a hardware implementation using a FPGA//Proceedings of the 4th International Conference on Field-Programmable Logic and Applications.Antwerp,2004:1084
  • 2Wang Q,Yi B,Xie Y,et al.The hardware structure design of perceptron with FPGA implementation//Proceedings of IEEE International Conference on Systems,Man and Cybernetics.Washington D.C.,2003:762
  • 3Hikawa H.A new digital pulse-mode neuron with adjustable transfer function.IEEE Trans Neural Networks,2003,14(1):236
  • 4Faiedh H,Gafsi Z,Torki K,et al.Digital hardware implementation of a neural network used for classification//Proceedings of the 16th International Conference on Microelectronics.Tunis,2004:551
  • 5Hammerstrom D.A VLSI architecture for high performance,low-cost,on-chip learning//Proceedings of International Joint Conference on Neural Networks.San Diego,1990:573
  • 6Ramacher U,Raab W,Bruls N.Multiprocessor and memory architecture of the neurocomputers SYNAPE-1//Proceedings of the 3rd International Conference on Microelectronics for Neural Networks.Edinburgh,1993:227
  • 7Murtagh P J,Tsoi A C.A reconfigurable bit-serial VLSI systolic array neuro-chip.J Parallel Distrib Comput,1997,44(1):53
  • 8Morgan N,Beck J,Allman E,et al.The ring array processor:a multiprocessing peripheral for connectionist applications.J Parallel Distrib Comput,1992,14(3):248
  • 9Kung S Y,Hwang J N.Parallel architectures for artificial neural nets//Proceedings of IEEE International Conference on Neural Networks.San Diego,1988:165
  • 10Holt J L,Hwang J N.Finite precision error analysis of neural network hardware implementations.IEEE Trans Comput,1993,42(3):281

共引文献21

同被引文献15

引证文献3

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部