期刊文献+

单片UHF RFID阅读器中VCO及其预分频器设计 被引量:2

A Low-Phase-Noise VCO with Prescaler for Monolithic UHF RFID Reader
下载PDF
导出
摘要 提出了一种应用于860~960MHz UHF波段单片射频识别(RFID)阅读器的低相位噪声CMOS压控振荡器(VCO)及其预分频电路。VCO采用LC互补交叉耦合结构,利用对称滤波技术改善相位噪声性能,预分频电路采用注入锁定技术,用环形振荡结构获得了较宽的频率锁定范围。电路采用UMC0.18μm CMOS工艺实现,测试结果表明:VCO输出信号频率范围为1.283~2.557GHz,预分频电路的频率锁定范围为66.35%,输出四相正交信号。芯片面积约为1mm×1mm,当PLL输出信号频率为895.5MHz时,测得其相位噪声为-132.25dBc/Hz@3MHz,电源电压3.3V时,电路消耗总电流为8mA。 A low phase noise CMOS LC VCO with prescaler for monolithic UHF RFID reader was proposed. A symmetrical filtration technology was adopted to suppress noise for complementary cross coupled LC VCO. Injection locked prescaler with ring oscillator core can provide wide locking range. Implemented with UMC 0. 18μm RF/MM CMOS technology, the proposed LC VCO covers a tuning range from 1. 283 GHz to 2. 557 GHz, and the prescaler has a locking range of 66.35% with in-phase and quadrature output. Test results showed that the PLL had a phase noise of-132. 25 dBc/Hz at 3 MHz offset from 895.5 MHz, while drawing 8 mA of power from a 3.3 V supply.
出处 《微电子学》 CAS CSCD 北大核心 2008年第5期708-712,共5页 Microelectronics
基金 上海市国际合作基金资助项目(07SA04) 上海市科委资助项目(06SA14) 上海重点学科建设项目(B411) 江苏省ASIC重点实验室基金资助项目(JSICK0601)
关键词 低相位噪声 阅读器 射频识别 压控振荡器 预分频电路 Low phase noise Reader RF ID VCO Prescaler
  • 相关文献

参考文献11

  • 1张润曦,石春琦,赖宗声.UHF RFID接收机中混频器的IP2/IP3性能改进[J].微电子学,2007,37(6):771-775. 被引量:7
  • 2张润曦,石春琦,吴岳婷,赖宗声,曹丰文.UHF RFID阅读器中的堆叠式CMOS LNA设计[J].微电子学,2007,37(2):246-249. 被引量:6
  • 3LEESON D B. A simple model of feedback oscillator poise spectrum [J]. Proc IEEE, 1966, 54 (2): 329- 330.
  • 4HAJIMIRI A, LEE T H. Design issues in CMOS differential LC oscillators [J]. IEEE J Sol Sta Circ, 1999, 34(5) : 717-724.
  • 5HAJIMIRI A, LEE T H. A general theory of phase noise in electrical oscillators [J]. IEEE J Sol Sta Circ, 1998, 33(2): 179-194.
  • 6LEE T H. The design of CMOS radio-frequency integrated circuits [M]. 2nd Ed. Beijing: Publishing House of Electronics Industry, 2004: 680-682.
  • 7RAZAVI B. RF Microelectronics [M]. Upper Saddle River, NJ: Prentice-Hall, 1998: 290-295.
  • 8PELLERANO S, LEVANTINO S, SAMORI C, et al. A 13. 5-mW frequency synthesizer with dynamiclogic frequency divider [J]. IEEE J Sol Sta Cite, 2004, 39(2) : 378-383.
  • 9MAZZANTI A, UGGETTI P, SVELTO F. Analysis and design of injection-locked LC dividers for quadrature generation [J]. IEEE J Sol Sta Circ, 2004, 39 (9) : 1425-1433.
  • 10XU J, VERMA S, LEE T H. Coupled inverter ring I/ Q oscillator for low power frequency synthesis [C]// Syrup VLSI Circ. Honolulu, USA. 2006: 172-173.

二级参考文献22

  • 1张润曦,石春琦,吴岳婷,赖宗声,曹丰文.UHF RFID阅读器中的堆叠式CMOS LNA设计[J].微电子学,2007,37(2):246-249. 被引量:6
  • 2Swamy G,Sarma S.Manufacturing cost simulations for low cost RFID systems (white paper)[R].Massachusetts Institute of Technology,2003.
  • 3Lee T H.The design of CMOS radio-frequency integrated circuits[M].2nd Ed.Cambridge:Cambridge University Press,2004.
  • 4Wang B,Hellums J R,Sodini C G.MOSFET thermal noise modeling for analog integrated circuits[J].IEEE J Sol Sta Circ,1994,29(7):833-835.
  • 5EPC radio-frequency identity protocols Class 1 Gen 2 UHF RFID protocol for communications at 860-960 MHz[EB/OL].http://www.epcglobalinc.org.
  • 6Goo J S,Ahn H T,Lee T H,et al.A noise optimization technology for integrated low-noise amplifiers[J].IEEE J Sol Sta Circ,2002,37(8):994-1002.
  • 7Sacchi E,Bietti I,Gatta F.A 2dB NF,Fully differential,variable gain,900 MHz CMOS LNA[A].Symp VLSI Circ Dig of Tech Papers[C].Honolulu,USA.2000.94-97.
  • 8Zhou J J,Allstot D J.Monolithic transformers and their application in a differential CMOS RF low-noise amplifier[J].IEEE J Sol Sta Circ,1998,33(12):2020-2027.
  • 9Karanicolas A N.A 2.7 V 900 MHz CMOS LNA and mixer[J].IEEE J Sol Sta Circ,1996,31(12):1933-1944.
  • 10EPC radio-frequency identity protocols ClG2 UHF RFID protocol for communications at 860-960 MHz [EB/OL]. http://www.epcglobalinc.org.

共引文献10

同被引文献16

  • 1RAZAVI B.射频微电子[M]北京:清华大学出版社,2006.
  • 2LI Z,KENNETH O K. A low-phase-noise and lowpower multi-band CMOS voltage-controlled oscillator[J].IEEE Journal of Solid-State Circuits,2005,(06):1296-1302.
  • 3VAANANEN P,MIKKOLA N,HELIO P. VCO design with on-chip calibration system[J].IEEE Transactions on Circuits and Systems Part I:Fundamental Theory and Applications,2006,(10):2157-2166.
  • 4SAMADIAN S. A low phase noise quad-band CMOS VCO with minimized gain varariation for GSM/GPRS/EDGE[A].New Orleans,LA,USA,2007.3287-3290.
  • 5HUANG J W,WANG Z G,LI K L. A wideband low phase noise LC-VCO with constant Kvco/w for LTE PLL[J].Journal of Semiconductors,2012,(02):1-4.doi:10.1088/1674-4926/33/2/025008.
  • 6FU K H;CHENG Z Q;LI J.Design of wideband LC VCO with small Kvco fluctuation for RFID synthesizer application[A]浙江杭州,2008286-289.
  • 7XU C H,XI J T,LU L. A 4.2-5 GHz,low phase noise LC-VCO with constant bandwidth and small tuning gain[J].Journal of Semiconductors,2009,(09):1-4.
  • 8GARDNER F M. Phaselock techniques[M].New York:wiley,2005.
  • 9HAUSPIE D,PARK E C,CRANINCKX J. Wideband VCO with simultaneous switching of frequency band,active core,and varactor size[J].IEEE Journal of Solid-State Circuits,2007,(07):1472-1480.
  • 10HOON S,K,CHEN S,MALOBERTI F. A low noise,high power supply rejection low dropout regulator for wireless system-on-chip applications[A].San Jose,California,U.S.A,2005.759-762.

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部