期刊文献+

基于ESL方法的DSP微处理器行为模型设计

Design of Behavior Model for DSP Microprocessor Based on ESL Methodology
下载PDF
导出
摘要 结合ESL中事务建模的方法,提出一种DSP微处理器周期精确的行为模型的建立方法。该模型描述DSP处理器设计中内部各子模块的功能划分、流水线的组织及指令的周期行为等关键问题。借助ESL仿真工具,用户可以方便地观察到处理器模型的内部操作,简化了对设计的理解,为逻辑设计和功能验证提供了参考依据,加快了处理器设计与验证的进程。 This paper presents the design and implementation of a cycle accurate behavior model for a DSP microprocessor based on transaction level modeling in ESL methodology. This model explores several key issues of a processor design, such as the sub block partition, the pipeline organization and the instruction operations in each cycle. By ESL simulation tools, it can easily understand the detailed operations of the model, which greatly helps and accelerates the process of logical design and functional verification.
出处 《计算机工程》 CAS CSCD 北大核心 2008年第19期251-253,268,共4页 Computer Engineering
关键词 ESL设计方法 DSP微处理器 处理器设计 行为模型 ESL design methodology DSP microprocessor processor design behavior model
  • 相关文献

参考文献5

  • 1Shen J P.Lipasti M H.现代处理器设计——超标量处理器基础[M].张承义,译.北京:电子工业出版社,2004.
  • 2Su A P, Chen Robert. Applying ESL in a Dual-core SoC Platform Designing[C]//Proc. of IEEE International SoC Conference. [S. l.]:IEEE Press, 2006.
  • 3何虎,孙义和.面向寄存器的流水线处理器建模及验证方法[J].Journal of Semiconductors,2003,24(1):98-103. 被引量:4
  • 4ARM Ltd.. MaxSim Developer's Guide[Z]. 2006.
  • 5Texas Instrument Incorporated. DSP Reference Sets[Z]. 2001.

二级参考文献8

  • 1Chang You-Sung,Lee Seungjong,Park In-Cheol,et al.Design Automation Conference,1999 Proceedings,36th,1999:181
  • 2Hu A J.Formal hardware verification with BDDs:an introduction.Communications,Computers and Signal Processing,1997 10 Years PACRIM 1987~1997-Networking the Pacific Rim.1997 IEEE Pacific Rim Conference,1997,2:677
  • 3Iwashita H,Kowatari S,Nakata T,et al.Automatic program generator for simulation-based processor verification.Test Symposium,1994,Proceedings of the Third Asian,1994:298
  • 4Kaivola R,Narasimhan N.Formal verification of the Pentium(R) 4 multiplier.High-Level Design Validation and Test Workshop,2001 Proceedings of Sixth IEEE International,2001:115
  • 5Patankar V A,Jain A,Bryant R E.Formal verification of an ARM processor.VLSI Design,1999 Proceedings of Twelfth International Conference,1999:282
  • 6Hazelhurst S,Seger C-J H.A simple theorem prover based on symbolic trajectory evaluation and BDD's.IEEE Trans Comput-Aided Des Integr Circuits and Syst,1995,14:413
  • 7http:∥www.SPARC.org
  • 8http:∥vlsi.colorado.edu/~fabio/cudd

共引文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部