期刊文献+

多核处理器S698P-SOC的数据一致性 被引量:4

Data Consistency of S698P-SOC
下载PDF
导出
摘要 在多核和多处理器系统中,数据一致性是一个非常重要和关键的问题。影响数据一致性的设计主要包括3个方面:处理器体系结构,Cache算法和软件设计。本文介绍了S698P-SOC多核处理器的体系结构,Cache算法和数据一致性保持机制,讨论了一般情况下的数据一致性问题,介绍了硬件对软件数据一致性设计的支持,并给出了软件设计时的设计要点。相关的技术在工程实践中已经得到验证,获得了良好的效果。 Data consistency is essential in design of multi -cores and multi-processor, the following three aspects influenced the design of data consistency:processor architecture, cache arithmetic and software design. This article mainly introduces the S698P-SOC system structure, cache arithmetic, data consistency, and the hardware holding updata consistency, also provides the key process about design software.
出处 《航天控制》 CSCD 北大核心 2008年第5期82-86,共5页 Aerospace Control
关键词 S698P—SOC 并行处理 CACHE 数据一致性 AMBA总线 S698P-SOC SMP Cache Data Consistency AMBA bus
  • 相关文献

参考文献8

  • 1Zhao Y, Hu C, Wang S, and Zhang S. An Extended OpenMP Targeting on the Hybrid Architecture of SMP- Cluster[ M ], Advances in Computer Science and Technology, 2006.
  • 2Byoungro S, Anwar M. G, and Youfeng W. Optimizing Data Parallel Operations on Many-core Platforms [ D ]. Intel Corporation, 2004.
  • 3Sabot G W. The Paralation Model: Architecture -independent Parallel Programming [ M ]. The MIT Press, 1989.
  • 4郑伟民.汤忠.计算机系统结构[M].清华大学出版社,2001.
  • 5杜贵然,罗金平,徐明,胡瀚涛,周兴铭.Trace Cache及Trace处理器技术[J].计算机工程与科学,2001,23(1):39-43. 被引量:4
  • 6唐志敏.分布存储并行系统中的共享存储编程环境讲义[D].中科院计算机研究所,2003.
  • 7季振洲.并行处理与体系结构讲义[M].哈尔滨工业大学,2005.
  • 8刘广忠,肖钰,袁淑芳.基于外部共享Cache的多处理机Cache一致性协议[J].河北工程技术高等专科学校学报,2006(2):1-3. 被引量:1

二级参考文献16

  • 1[1]Wiel S P V,Lilja D J.When Caches Aren't Enough:Data Prefetching Techniques[J].IEEE Computer,July 1997,23~30
  • 2[2]Hsu Wei-Chung,Smith J E.A Performance Study of Instruction Cache Prefetching Methods[J].IEEE Trans on Computers,1998,47(5):497~508
  • 3[3]Jacobson Q,Rotenberg E,Smith J E.Path-Based Next Trace Prediction[A].30th Int'l Symp on Microarchitecture[C],1997.14~23
  • 4[4]Reinman G,Calder B.Predictive Techniques for Aggressive Load Speculation[A].31st Int'l Symp on Microarchitecture[C],1998.127~137
  • 5[5]Rotenberg E,Bennett S,Smith J E.Trace Caches:A Low Latencey Approach to High Bandwidth Instruction Fetching[A].29th Int'l Symp on Microarchitecture,1996.24~35
  • 6[6]Rotengerg E,Jacobson Q,Smith J E.Trace Processors[A].31st Int'l Symp on Microarchitecture[C],1997.138~148
  • 7[7]Semiconductor Industry Association.The National Technology Roadmap for Semiconductors' 1997[EB/OL].http:∥www.sia.org/,1997
  • 8[8]Shebanow M C.SPARC64 V,A High Performance System Processor[A].Microprocessor Forum' 99[C],1999
  • 9[9]Uht A K,Sindagi V,Somanathan S.Branch Effect Reduction Techniques[J].IEEE Computer,May 1997,71~78
  • 10[10]Vajapeyam S,Joseph P J,Mitra T.Dynamic Vectorization:A Mechanism for Exploiting Far-Flung ILP in Ordinary Programs[A].ISCA' 99[C],1999.19~27

共引文献4

同被引文献34

  • 1LIU Jinsong ZHANG Jiangling GU Xiwu.Cache Coherency Design in Pentium Ⅲ SMP System[J].Wuhan University Journal of Natural Sciences,2006,11(2):360-364. 被引量:1
  • 2蒋晓华,李付海,祁波.SPARC体系的S698系列SoC及其应用[J].单片机与嵌入式系统应用,2007,7(8):84-85. 被引量:6
  • 3珠海欧比特控制工程股份有限公司.S698P4芯片用户手册(V2.O)[K],2011.
  • 4ZHAO Y, HU C, WANG S, et al. An extended openMP ~argeting on the hybrid architecture of SMP-cluster [M], Advances in Computer Science and Technology, 2006.
  • 5季振洲.并行处理与体系结构讲义[Z].哈尔滨:哈尔滨工业大学,2005.
  • 6BYOUNGRO S, ANWAR M G, YOUFENG W. Optimizing data parallel operations on many-core platforms [D]. Inte| Corporation, 2004.
  • 7唐志敏.分布存储并行系统中的共享存储编程环境讲义[D].中科院计算机研究所,2003.
  • 8龚永红,梅卫平,蒋晓华,唐芳福,黄琳,颜军.32位嵌入式处理器S698的SPARC V8指令集[J].电子元器件应用,2007,9(11):25-28. 被引量:3
  • 9Chou C-T, Mannava P, Park S. A Simple Method for Parameterized Verification of Cache Coherence Proto- colsEC~//American: FMCAD, 2004: 382-398.
  • 10冯俊杰.浅析高速缓存一致性协议:基于令牌协议的实现[J].科学时代,2014(3):61-63.

引证文献4

二级引证文献9

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部