期刊文献+

热应力影响下SCSP器件的界面分层 被引量:2

Interface delamination of SCSP device in thermal stress influence
下载PDF
导出
摘要 通过有限元方法研究了堆叠芯片尺寸封装(SCSP)器件在回流焊工艺过程中的热应力分布,采用修正J积分方法计算其热应力集中处应变能释放率。结果表明:堆叠封装器件中最大热应力出现在Die3芯片悬置端。J积分最大值出现在位于Die3芯片的上沿与芯片粘结剂结合部,达到1.35×10–2J/mm2,表明该位置的裂纹处于不稳定状态;在Die3芯片下缘的节点18,19和顶层节点27三个连接处的J积分值为负值,说明该三处裂纹相对稳定,而不会开裂处于挤压状态。 The distribution of SCSP device's thermal stress during reflow soldering process was investigated through finite element method, and strain energy release rate of thermal stress concentration area was calculated by modified J integral method. Results show that maximum thermal stress of SCSP device appears in Die3 chip suspended tip. The maximum value of J integral locates the joint part of Die3 chip above verge and adhesive and arrives at 1.34 J/m^2, to show the crack in this location is unstable state. J integral values are negative values at three points (points 18, 19 of Die3 chip low verge and top point 27), which means the cracks of three locations are relative stable; the crack is in the extrusion state, not to crack.
出处 《电子元件与材料》 CAS CSCD 北大核心 2008年第10期48-50,共3页 Electronic Components And Materials
关键词 电子技术 SCSP器件 修正J积分 界面分层 热应力 electron technology SCSP device modified J integral interface delamination thermal stress
  • 相关文献

参考文献4

二级参考文献21

  • 1顾靖,王珺,陆震,俞宏坤,肖斐.芯片叠层封装的失效分析和热应力模拟[J].Journal of Semiconductors,2005,26(6):1273-1277. 被引量:23
  • 2CHONG C M, CHEUNG Y M. Finite element stress analysis of thin die detachment process[A]. Proc of 5th Int Conf on Electronic Packaging Technology[C]. CHINA: Shanghai, 2003.44-51.
  • 3VARDAMAN E J. Developments and trends in stacked die CSPs[A]. Proc of 5th Int Conf on Electronic Packaging Technology[C]. China: Shanghai, 2003.145-146.
  • 4LAM T F. FEA Applications in DOE and design optimization[A]. Proc of 1st Electronic Packaging Technology Conf [C]. Singapore, 1997. 177-182.
  • 5LIU B, WANG M X, LAM T F. Finite element stress analysis of a multi-chip package by Taguchi design of experiments for package component thicknesses[A].Proc of 7th Int Conf on Solid-State and Integrated-Circuit Technology[C]. CHINA: Beijing, 2004. 611-614.
  • 6Wu L, Wang Y P, Hsiao C S. Innovative stack-die package-S2BGA. IEEE ECTC,2002:250.
  • 7Garcia E A,Chiu C P. Compact modeling approaches to multiple die stacked chip scale packages. 19th IEEE SEMI-THERM Symposium,2003: 160.
  • 8Kiyono S S, Yonehara K, Graf R S, et al. Consideration of mechanical chip crack on FBGA packages. IEEE ECTC, 2001:193.
  • 9Kiyono S S, Yamada T, Yonehara K. Consideration of chip circuit damage on DSC-FBGA packages. IEEE ECTC, 2002:246.
  • 10Zahn B A. Finite element based solder joint fatigue life predictions for a same die size-stacked-chip scale-ball grid array package. 2002 SEMI/IEEE IEMT, 2002:274.

共引文献31

同被引文献42

引证文献2

二级引证文献13

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部