串行RapidIO验证模型

Verification Model of Serial RapidIO

片上系统设计中大量使用IP核,其验证是整个系统设计的关键。串行RapidIO(SRIO)定义了器件间的全双工串行链路,物理上每个方向使用单向差分信号,因此SRIO核的验证存在一定的难度。该文基于PCI-RapidIO桥的设计与实现,建立了SRIO的验证模型,包括功能仿真模型、硬件验证模型和互操作性验证模型,为SRIO核的验证提供了思路,并建立了SRIO的仿真环境平台和FPGA硬件验证平台。

A great deal of IP cores are used in SoC design, so the verification of the IP core is the key of entire system design. There are some difficult in verifying SRIO, because it defines full duplex link between two devices, and employs unidirectional differential signal in each direction in physics. This paper establishes the verification model of SRIO, including function simulation model, hardware testing and interoperability testing based on the design and implementation of PCI-RapidIO bridge. It gives some methods to verify SRIO, and builds simulation environment platform and FPGA hardware testing platform for SRIO.