期刊文献+

支持AltiVec技术的多媒体协处理单元的研究

Research on multimedia co-processor unit based on AltiVec technology
下载PDF
导出
摘要 通过对嵌入式处理器进行多媒体处理能力的扩展可增强其对多媒体数据的处理能力。以32 bit龙腾嵌入式处理器为基础,研究AltiVec技术以及超标量技术,设计了该处理器中支持AltiVec技术的多媒体协处理单元。该单元采用五级流水线,将指令动态调度技术分配到不同的流水线中,在提高处理性能的同时保证了设计频率。通过多媒体基准程序测试,该单元的指令IPC为1.2,SMIC0.18μm工艺库下,频率为350 MHz,该协处理单元提高了龙腾处理器的性能。 To speed up the processing on the multimedia information, a multimedia co-processor unit can be imported into the embedded processor. The paper presented a method to implement AhiVec technology on the Longtium processor, it mainly focused on the research of the AhiVec technology, dynamic instruction scheduling and pipeline. It was demonstrated the architecture could upgrade the performance of the Longtium processor.
出处 《计算机应用研究》 CSCD 北大核心 2008年第10期3161-3164,共4页 Application Research of Computers
基金 国家自然科学基金资助项目(60736012 60573107) 西北工业大学研究生创业种子基金资助项目(200755)
关键词 龙腾处理器 ALTIVEC技术 动态指令调度技术 流水线 Longtium processor AltiVec technology dynamic instruction scheduling technology pipeline
  • 相关文献

参考文献11

  • 1Intel Corporation. Define SSE2 and SSE3 [ EB/OL ]. (2002-12- 25 ) [2008-01-06 ]. http://www. intel. com/support/processors/sb/es-001650. htm.
  • 2SLINGERLAND N T, SMITH A J. Multimedia extensions for general purpose microprocessors: a survey [ J ]. Microprocess and Microsystems ,2005,29(5 ) :225-246.
  • 3Sun Microsystem inc. VIS instruction set [ EB/OL]. http://www. sun. com/processors/vis/.
  • 4黄小平,樊晓桠,贾琳,白永强.“龙腾~RR2”微处理器流水线的设计及优化[J].微电子学与计算机,2006,23(2):144-147. 被引量:9
  • 5PowerPC microprocessor family: AltiVec^TM technology programming environments manual[ R]. New York: IBM Corporation, 2003.
  • 6McNAIRY C. Itanium2 processor micro architecture[ J]. IEEE Computer Society, 2003,23(2) :44-55.
  • 7ANDERSON D W, SPARACIO F J, TOMASULO R M. The IBM system/360 model 91: machine philosophy and instruction-handing [J]. IBM J Research and Development, 1967,11 ( 1 ) :8- 24.
  • 8KRONING D. Design and evaluation of a RISC processor with a tomasuln scheduler[ D]. Germany: University des Saarlandes, 1999.
  • 9Design compile reference[K]. [S. l. ] :Synopsys Inc,2007.
  • 10SCHMOOKLER M S, PUTRINOM,MATHER A,et al. A low-power, high-speed implementation of a PowerPC^TM microprocessor vector extension[C]//Proc of the 14th IEEE Symposium on Computer Architecture. Washington DC : IEEE Computer Society, 1999 : 12-15.

二级参考文献8

  • 1PowerPC Microprocessor Family: The Programming Environments for 32-Bit Microprocessors, Motorola Inc, 1997.
  • 2David A Patterson,John L Hennessy,郑伟民等译.计算机系统结构(量化方法研究).电子工业出版社,2004..
  • 3MPC750 RISC Microprocessor Family User's Manual.
  • 4MPC750 RISC Microprocessor Technical Summary.
  • 5MPC750A RISC Microprocessor Hardware SpeciTeations.
  • 6G S Sohi. Instruction Issue Logic for High-Performance,Interruptible, Multiple Functional Unit, Pipelined Computers. IEEE Trans. on Computers, March 1990, 39:349-359.
  • 7张盛兵 高德远.32位微处理器的整数执行部件设计[J].微电子学与计算机,1999,16:32-35.
  • 8张盛兵,樊晓桠,高德远.32位嵌入式RISC微处理器的设计[J].计算机研究与发展,2000,37(6):758-763. 被引量:8

共引文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部