期刊文献+

REVERSIBLE LOGIC GATE NETWORK CASCADE BASED ON PERMUTATION GROUP 被引量:1

基于置换群的可逆逻辑门网络级联(英文)
下载PDF
导出
摘要 The cascade of reversible logic gate network with n inputs and n outputs forms a group isomorphic to the symmetric group S2^n. Characteristics of a number of gates from the set of all generalized Toffoli gates are studied. Any permutation Sn is proved to be generated by a n-cycle 9 and a permutation τ= (ij,ik) together. It shows that any neighboring 2-cycle permutation can be generated by at most two NOT gates without ancilla bit. Based on the above theory, a cascade algorithm for reversible logic gate networks is proposed. A reversible example of logic gate network cascade is given to show the correctness of the algorithm. n输入n输出可逆逻辑门的级联构成一个群,它与对称群S2n同构。本文研究了生成Toffoli门集合的可逆逻辑门数的特点,证明了任意置换Sn可以由n-轮换δ和一个置换τ=(ij,ik)生成,同时证明了相邻2-轮换可由至多两个NOT门在不增加额外信息位的情况下生成。最后提出了一个基于上述理论的可逆逻辑门网络级联算法,并通过实例验证了该算法的正确性。
出处 《Transactions of Nanjing University of Aeronautics and Astronautics》 EI 2008年第3期219-223,共5页 南京航空航天大学学报(英文版)
基金 the National Natural Science Foundation of China(60673127) the National High Technology Research and Development Program of China(863Program)(2007AA01Z404)~~
关键词 logic gates cascade connection permutation group 逻辑门 级联 置换群
  • 相关文献

参考文献3

  • 1D. R. Heath-Brown,Cheryl E. Praeger,Aner Shalev. Permutation groups, simple groups, and sieve methods[J] 2005,Israel Journal of Mathematics(1):347~375
  • 2Richard P. Feynman. Quantum mechanical computers[J] 1986,Foundations of Physics(6):507~531
  • 3Edward Fredkin,Tommaso Toffoli. Conservative logic[J] 1982,International Journal of Theoretical Physics(3-4):219~253

同被引文献15

  • 1Landauer R.Irreversibility and heat generation of the computing process[J].IBM Journal of Research and Development,1961,5(3):183-219.
  • 2Bennett C H.Notes on Landauer's principle,reversible computation,and Maxwell's demon[J].Studies in History and Philosophy of Science Part B:Studies in History and Philosophy of Modern Physics,2003,34(3):501-510.
  • 3冯冉.可逆逻辑电路综合方法研究[D].南京:南京航空航天大学,2011.
  • 4Rice J E.A new look at reversible memory elements[C]//IEEE International Symposium on Circuits and Systems.Piscataway,NJ:IEEE,2006:1243-1246.
  • 5Thapliyal H,Ranganathan N.Design of reversible latches optimized for quantum cost,delay and garbage outputs[C]// 23th International Conference on VLSI Design.Piscataway,NJ:IEEE,2010:235-240.
  • 6Sayem A S M,Ueda M.Optimization of reversible sequential circuits[J].Journal of Computing,2010,2(6):208-214.
  • 7Thapliyal H,Zwolinski M.Reversible logic to cryptographic hardware:A new paradigm[C]// 49th IEEE International Midwest Symposium on Circuits and Systems.Piscataway,NJ:IEEE,2006:342-346.
  • 8Nayeem N M,Hossain M A,Jamal L,et al.Efficient design of shift registers using reversible logic[C]// 2009 International Conference on Signal Processing Systems.Piscataway,NJ:IEEE,2009:474-478.
  • 9Biswas A K,Hasan M M,Chowdhury A R,et al.Efficient approaches for designing reversible binary coded decimal adders[J].Microelectronics Journal,2008,39(12):1693-1703.
  • 10Majid M,Mohammad E.On figures of merit in reversible and quantum logic designs[J].Quantum Information Processing,2009,8(4):297-318.

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部