期刊文献+

片上三角波信号发生器实现方法 被引量:4

Implementation of On-Chip Triangle-Wave Signal Generator
下载PDF
导出
摘要 针对混合信号电路内建自测试(BIST)结构中信号发生器的设计问题,本文提出了一种基于码密度直方图法测量模-数转换器性能的片上模拟三角波信号发生器的实现方法。该信号发生器由两个恒流源、电容和反馈控制电路组成,其中恒流源采用自偏压的Widlar电流源实现。实验结果表明,该信号发生器所生成的三角波信号不仅斜波部分具有良好的性线,而且其频率和幅值均可调。另外,该信号发生器结构精简,硬件开销小,易于片上集成。 In the context of mixed-signal BIST architecture for analog-to-digital converters, this paper presents an implementation of an on-chip triangle-wave signal generator used for the histogram-based test technique. The structure of generator composs of two constant current, one capacitor and one feedback control circuit, in which the constant currents are implemented with self-biased Widlar current sources. Results of experiment show that the proposed structure not only preserves the linearity of the ramp signal, but also has the accuracy and adaptive of the triangle-wave signal which are provided by means of a facilitative calibration scheme. In addition, the implementation of whole circuit exhibits a very small silicon area.
出处 《电工技术学报》 EI CSCD 北大核心 2008年第10期95-99,共5页 Transactions of China Electrotechnical Society
基金 国家自然科学基金(50677014) 高校博士点基金(20060532002) 湖南省科技计划(06JJ2024) 教育部新世纪优秀人才支持计划(NCET-04-0767) 863计划(2006AA04A104)资助项目。
关键词 内建自测试 信号发生器 码密度直方图 混合信号测试 Built-in self test, signal generators, histogram, mixed-signal testing
  • 相关文献

参考文献12

二级参考文献34

  • 1M.J. Ohletz, "Hybrid Build In Self-Test (HBIST) for mixed analogue", digital integrated circuits, Proe.Eur. Test Conf. , pp. 306- 316, 1991.
  • 2N. Nagi, A. Chatterjee, J. Abraham, "A signature analyzer for analog and mixed-signal circuits", Proc.ICCD, pp. 284 -287, 1994.
  • 3K. Damm, W. Anheier, "HBIST of nonlinear analog building blocks in mixed-signal circuits", int. Mixed Signal Test. Workshop, pp. 791-796, 1993.
  • 4S. Bernard, F. Azais, Y. Bertrand and M. Renovell,"A High Accuracy Triangle-Wave Signal Generator for On-Chip ADC Testing", Proceedings of the Seventh IEEE European Test Workshop; 2002.
  • 5Benoit Provost, Edgar Sanchez-Sinencio, " On-Chip Ramp Generators for Mixed-Signal BIST and ADC Self-Test", IEEE Journal of Solid-State Circuits, pp.263 273, 2003.
  • 6F. Azais, S. Bernard, Y. Bertrand, M. Renovell, "Analog build-in saw-tooth generator for ADC histogram test", Mieroelectronies Journal, pp. 781-789,2002.
  • 7S. Bernard, F. Azais, Y. Bertrand and M. Renovell,"Analog BIST generator for ADC testing", Proceedings of the 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI systems, 2001.
  • 8F. Azais, S. Bernard, Y. Bertrand, M. Renovell, "Implementation of a Linear Histogram BIST for ADCs", Proceedings Design, Automation and Test in Europe, 2001.
  • 9M. Renovell, F. Azais, S. Bernard, Y. Bertrand, "Hardware Resource Minimization for Histogram-Based ADC BIST", Proe. VLSI Test symposium, pp. 247-252, 2000.
  • 10[1]Stephen Sunter. Testing mixed-signal ICs using digital BIST[J]. Electronics Engineer, January 1998,(1):1-3.

共引文献28

同被引文献39

引证文献4

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部