期刊文献+

DC-DC变换器中一种高性能振荡电路的设计

Design of a high performance oscillator circuit for DC-DC converter
下载PDF
导出
摘要 采用 UMC 0.6μm BCD 工艺,设计了一种高性能双频振荡电路,并成功地将其应用于一款高效率、宽输入电压范围的 DC-DC 降压型开关变换器中。该电路作为整个芯片的核心模块之一,采用双电容充放电技术和 RS 触发机制,实现方波信号高、低电平时间精确可控。仿真结果表明,在考虑偏置电流、电源电压、温度以及 MOSFET 工艺波动的容差时,该振荡器的正常工作频率和占空比的最大偏差分别为7%和5%。 A high performance, dual-frequency oscillator circuit based on UMC 0.61μm BCD process is designed for a high efficiency, wide input voltage range step-down DC-DC converter. As one of the core sub-blocks, the oscillator utilizes dual-capacitor charging and discharging techniques and RS trigger to realize the cycle time of the square-wave being accurately adjustable .Simulation results show that the maximum deviation of frequency and duty cycle are respectively 7% and 5% under the tolerance of bias current, power voltage, temperature and MOSFET process.
出处 《电子技术应用》 北大核心 2008年第11期61-64,共4页 Application of Electronic Technique
关键词 DC—DC变换器 振荡器 容差 DC - DC converter oscillator tolerance
  • 相关文献

参考文献6

  • 1耿永涛,杜月英,刘永锋.一种用于DC-DC转换器的双频振荡电路的设计[A].四川省电子学会半导体与集成技术专委会2006年度学术年会论文集[C].2006:116-119.
  • 2李俊宏,李平,胥锐.一种基于标准CMOS工艺的低成本振荡器的设计[J].微电子学,2007,37(4):543-547. 被引量:7
  • 3Zhang Wei, Feng Quan Yuan. Design of a high precision and high stability oscillator with external synchronization[A]. 7th International Conference on ASIC[C].Guilin, China, 2007.
  • 4Jiao Yang. Analysis and evaluation of over current protection for DC to DC PWM converters[A].The 4th International Power Electronics and Motion Control Conference[C].Xi'an, China, 2004.
  • 5PAUL R.G, STEPHEN H.L, ROBERT G.M.Analysis and design of analog integrated circuits [ M ]. New York : John Wiley & Sons, Inc, 2001.
  • 6RAZAVI B.Design of analog CMOS integrated circuits[M]. New York :Mc-Graw Hill Inc,2001.

二级参考文献7

共引文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部