期刊文献+

一种流体系结构中软硬结合的异构核协同方法 被引量:2

A Hardware/Software Method for Heterogeneous Cores Cooperating on Stream Architecture
下载PDF
导出
摘要 在流体系结构中,标量核同流处理核是异构核,它们之间的协同是流处理器能够正确、高效运转的基础.文中针对异构核间所采用的软件协同方法性能低的问题,提出了一种软件和硬件相结合的异构核协同方法,并基于MASA-I流处理SOPC系统进行了实现.使用媒体和数字信号处理领域核心算法进行测试的结果表明,与软件协同方法相比,使用文中方法的协同性能有2个量级的提升,程序整体性能提高一倍. In stream architecture,scalar core and stream core are heterogeneous cores,and achieving the cooperation between them is a significant basis on which the stream architecture can run correctly and efficiently.Aiming at solving the problem of low performance caused by software method,this paper presents a cooperative method in which software modules work with hardware logic,and implements it on the MASA-I stream processing SOPC system.Kernel algorithms of media processing and signal processing are used to evaluate this method.The results show that it is more advanced than the software method in that hardware/software method can achieve promotion of cooperation performance by two orders of magnitude and double the kernel performance.
出处 《计算机学报》 EI CSCD 北大核心 2008年第11期2038-2046,共9页 Chinese Journal of Computers
基金 国家自然科学基金(60673148 60703073) 国家教育部博士点基金(20069998025) 国家"八六三"高技术研究发展计划项目基金(2007AA01Z286)资助.
关键词 异构核 核间协同 软硬结合 流处理器 体系结构 heterogeneous cores cores cooperation hardware/software stream processor computer architecture
  • 相关文献

参考文献2

二级参考文献29

  • 1.[EB/OL].http://www.flipcode.com/articles/article_dx8shoders.shtml.,.
  • 2ATI technologies Inc. Radeon whitepape, 2000.
  • 3Khailany B, Daily W Jet al. Imagine: Media processing with streams. IEEE Micro., 2001, (3/4): 35-46.
  • 4Kapasi U J, Dally W Jet al. The Imagine stream processor. In Proe. 2002 International Conference on Computer Design, 2002, Freiburg, Germany, pp.282-288.
  • 5Kapasi U Jet al. Programmable stream processor. IEEE Computer, Aug. 2003, pp.54-62.
  • 6Kapasi U J. Conditional techniques for stream processing kernels [Dissertation]. Dept. Electrical Engineering, Stanford University, 2004.
  • 7Taylor M Bet al. Evaluation of the raw microprocessor:An exposed-wire-delay architecture for ILP and streams. In ISCA2004, Munchen, Germany.
  • 8Taylor M B et al. The raw microprocessor: A computational fabric for software circuits and general purpose programs. IEEE Micro., 2002, (3/4).
  • 9Karthikeyan Sankaralingam et al. Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture. In 30th Annual Int. Syrup. Computer Architecture, May 2003.
  • 10Mai K et al. Smart memories: A modular reconfigurable architecture. In 2000 ISCA, Varfcouver, Canada, pp.161-171.

共引文献4

同被引文献9

引证文献2

二级引证文献16

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部