期刊文献+

小封装二极管的热阻测试 被引量:2

Thermal Resistance Test of Small Outline Diode
下载PDF
导出
摘要 随着封装体积的减小,半导体分立器件引线的外露部分也越来越小,这给引线温度的测试带来了巨大挑战。以封装外形为SOD-123FL的小电流整流二极管为例,介绍了结到引线的热阻和结到环境的热阻的测试方法。通过测量焊接于引线端部的小尺寸二极管芯片以及被测样品在不同温度下的热敏电压,实现了对小封装器件的引线温度和二极管本身结温的精密测量。 As the reduce of package size, the outer-lead of semiconductor device is getting much more shorter, which lead to the great challenges for the measurement of the lead temperature. A small current rectifier diode (packaging appearance SOD-123FL) was taken as an example to introduce the measuring methods of the thermal resistance both junction to lead terminal and junction to the ambient. By measuring the thermal sensitive voltage under the different temperatures for both the small size of the diode chip (soldered to the lead terminal) and the DUT, the precision measurement for the small outline device lead temperature and its junction temperature are achieved.
出处 《半导体技术》 CAS CSCD 北大核心 2008年第11期1032-1035,共4页 Semiconductor Technology
关键词 热阻 结温 小封装器件 二极管 封装尺寸 thermal resistance junction temperature small outline device diode package size
  • 相关文献

参考文献6

  • 1EIA/JESD51-1, Integrated circuits thermal measurement methodlectrical test method (single semiconductor device) [ S]. 16.
  • 2JEP84A, Recommend practice for measurement of transistor lead temperature [ S]. 1-10.
  • 3IPC-SM-782, Surface mount design and land pattern standard [S]. 100-102.
  • 4IPC-2221 ,Generic standard on printed board design [S] .50.
  • 5保爱林,管国栋,傅剑锋.瞬态热阻测试在贴片二极管在线测试中的应用[J].半导体技术,2008,33(4):366-368. 被引量:2
  • 6E/A/JESD51-1, Integrated circuits thermal measurement methodelectrical test method ( single semiconductor device ) [ S ]. 11 - 12.

二级参考文献4

  • 1GB/T4023-1997,半导体分立器件和集成电路第二部分:整流二极管[S].44-46.
  • 2MIL-STD-750D method 3101, Thermal impedance testing of diodes [S] .343-356.
  • 3EIA/JESD51-1, Integrated circuits thermal measurement method-electrical test method (single semiconductor device) [S] .5-10.
  • 4JESD282b, Silicon rectifier diodes [ S ]. 123-129.

共引文献1

同被引文献24

  • 1蓝元良,汤广福,印永华,周孝信,辛玉梅.大功率晶闸管热阻抗分析方法的研究[J].中国电机工程学报,2007,27(19):1-6. 被引量:41
  • 2Luo Z H. A thermal model for IGBT modules and its implementation in a real time simulator[D]. Pittsburgh, USA: University of Pittsburgh, 2002.
  • 3Bryant A T, Parker-Allotey N A, Palmer P R. The use of condition maps in the design and testing of power electronic circuits and devices[J]. IEEE Transactions on Industry Applications, 2007, 43(4): 902-910.
  • 4Fabis P M, Shun D, Windisehmann H. Thermal modeling of diamond-based power electronics package [C] // Fifteenth IEEE Semi-thermal Symposium. Northboro, USA: IEEE, 1999: 98- 104.
  • 5Masana F N. A new approach to dynamic thermal modelling of semiconductor packages [ J ]. Micro-electronics Reliability, 2001, 41(3): 901-912.
  • 6Drofenik U, Kolar J W. Teaching thermal design of power electronic systems with web-based interactive educational software [C]//IEEE Applied Power Electronics Conference and Exposition 2003. Miami, Florida, USA: IEEE, 2003: 1029-1036.
  • 7Shammas N Y A, Rodriguez M P, Plumpton A T, et al. Finite element modelling of thermal fatigue effects in IGBT modules [J]. IEE Proceedings--Circuits and Devices System, 2001, 148(2) : 95-100.
  • 8Reichl J, Berning D, Hefner A, et al. Six pack IGBT dynamic electro-thermal model: parameter extraction and validation[C] //IEEE Applied Power Electronics Conference and Exposition 2004. Anaheim, CA, USA: IEEE, 2004: 246-251.
  • 9Infineon. Thermal equivalent circuit models[M]. 1st ed. Warstein, Germany: Infineon, 2008.
  • 10Ammous A, Ghedira S, Allard B, et al. Choosing a thermal model for electrothermal simulation of power semiconductor devices[J]. IEEE Transactions on Power Electronic, 1999, 14 (2) : 300-307.

引证文献2

二级引证文献55

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部