期刊文献+

一种面向矢量视频处理器的并行存储结构 被引量:1

2-D parallel memory architecture for video processor
下载PDF
导出
摘要 视频编解码算法不仅复杂度非常高,对数据存储需要密集的矢量化访问.针对这一问题提出了一种线性斜移结构的二维存储方案,支持任意行或任意列的单指令存取,与SIMD(Simple Instruction Multiple Data)结构的矢量处理器相结合,能够成倍的加速视频计算的执行效率.给出了该方案的地址计算逻辑和存储结构,精简的地址计算逻辑和数据重排逻辑构成了视频处理器的矢量地址产生单元,解决了数据重排的高延迟和高复杂度问题.结合H.264视频编码标准对这一结构的性能进行了分析和对比,对该编码标准中的运动估计,分像素插值和去块效应滤波这3个计算复杂度最高的模块在该结构下的执行效率进行了分析和对比. Video codec has a very high computation complexity and features intensive vector accesses to memory. A 2-D parallel memory scheme based on linear skewing scheme was proposed. The memory scheme can be combined with simple instruction multiple data (SIMD) vector processor to address the computation challenge of video. The address generation logic and scheme's micro architecture were analyzed. The scheme uses a data rotation unit to permute data element to form a vector. This method simplified data permutation network which is the bottleneck of most parallel memory schemes. The performance difference between parallel memory and traditional memory were also compared. The kernel module of H. 264/AVC such as motion estimation, de-blocking filter and interpolation were investigated based on the proposed memory scheme.
作者 朱笛 申功勋
出处 《北京航空航天大学学报》 EI CAS CSCD 北大核心 2008年第10期1177-1181,共5页 Journal of Beijing University of Aeronautics and Astronautics
关键词 视频编码 存储结构 超大规模集成电路 video coding memory architecture very large-scale integration(VLSI)
  • 相关文献

参考文献6

  • 1Analog Devices Inc. ADSP-BF533 Blackfin processor hrdware reference [ EB/OL]. Norwood, MA : ADI, 2004 E 2008 - 04 - 06 ]. http ://www. analog.com
  • 2CEVA Inc. ceva portable multimedia whitepaper [ EB/OL]. San Jose: CEVA Inc, 2007 [ 2008 - 02 - 03 ]. http://www. ceva-dsp. com
  • 3ISO/IEC 14496-10, Advanced video coding for generic audiovisual services [ S ]
  • 4Tanskancn J K, Sihvo T, Niittylahti J. Byte and modulo addrcssable parallel memory architecture for video coding [J].IEEE Transactions on Circuits and Systems for Video Technology, 2004,14(11) : 1270 - 1276
  • 5Park J W. An efficient buffer memory system for subarray access [ J]. IEEE Transactions on Parallel and Distributed Systems, 2001, 12(3) : 316-335
  • 6Kant S, Mithun U, Pssbk G. Real time H. 264 video encoder implementation on a programmable DSP processor for videophone applications [ C ] //IEEE Consumer Electronics. ICCE '06 Digest of Technical Papers. Las Vegas: IEEE Consumer Electronics, 2006 : 93 - 94

同被引文献6

引证文献1

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部