期刊文献+

64位多核CPU中交叉开关总线的设计与实现 被引量:1

Design and Application of Crossbar Switch Bus in 64-bit Multi-core CPU
下载PDF
导出
摘要 交叉开关是无阻塞网络,允许所有可能的点对点间的同时连接。随着制程工艺的发展,越来越多的多核处理器开始采用交叉开关作为内部互连机制。本文论述了在64位多核处理器中交叉开关总线的设计与实现,在本设计中,它的主要功能是控制多个处理器核以及存储、功能单元之间的通信。本设计的优点是采用全定制方式实现数据通路的后端物理设计。最终结果显示本设计比采用自动布局布线方式节省版图面积达30%以上。 Crossbar switch is unblock network,it allows all possible simultaneous connect from point to point. With the improvement of semiconductor manufacture technology, Crossbar switch has been more and more used as interconnect structure in many multi-core CPU. In this paper, we describe the design and application of crossbar switch bus in 64-bit Multi-core CPU. Its main function is controlling communication between multi-core and memory, function units. The advantage of the design is full-custom back-end physical implementation of data path. The final result shows that the design's layout area is 30% less than that of P&R.
作者 卜凡 赵忠民
出处 《计算机与数字工程》 2008年第11期151-154,共4页 Computer & Digital Engineering
关键词 交叉开关 无阻塞网络 多核CPU 全定制 crossbar switch, unblock network, Multi-core CPU, full-custom
  • 相关文献

参考文献6

  • 1Sun Microsystems Inc. OpenSPARC T1 Microarchitecture Specification[Z]. 2006.
  • 2Naraig Manjikian, Edmond Cot'. Implementation of a Configurable Crossbar Switch for Prototyping of Single-Chip Multiprocessors[J]. IEEE Trans on Circuit and System, 2006, (6) : 197-200.
  • 3Panduka Wijetunga, High-performance crossbar de sign for system-on-chip[J]. Proceedings of The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications,2003, (6) : 138-143.
  • 4Deng Pan, Yuanyuan Yang Providing flow based performance guarantees for buffered crossbar switches[J]. Parallel and Distributed Processing,2008, (4) :1-12.
  • 5Murali,S. Benini,L. De Micheli,G. An Application-Specific Design Methodology for On-Chip Crossbar Generation[J]. Computer-Aided Design of Integrated Circuits and Systems, 2007, (7) : 1283-1296.
  • 6Manjikian, N. Cote, E. Implementation of a Configurahle Crossbar Switch for Prototyping of Single-Chip Multiprocessors[J]. Circuits and Systems,2006, (6) :197-200.

同被引文献11

  • 1乔保军,石峰,计卫星.多核处理器核间互连的新型互连网络[J].北京理工大学学报,2007,27(6):511-516. 被引量:6
  • 2Shen J P, Lipasti M. Modern Processor Design[ M ].北京:清华大学出版社,2007.
  • 3Patterson D A, Hennessy J L.计算机组成与设计[M].郑伟民,译.北京:机械工业出版社,2007.
  • 4Zhang Y P,Jeong T. A Study. of the On-chip Interconnection Network for the IBM Cyclops64 Multi- core Architecture [ C ]//Proceedings of 20th IEEE International Parallel Distrib- uted Processing Symposium. [ s. 1. ] : [ s. n. ] ,2006 : 1 - 10.
  • 5Culler D E,Singh J P, Gupta A.并行计算机体系结构[M].第2版.李晓明,译.北京:机械工业出版社,2002.
  • 6Ravankar A A, Sedukhin S G. "Mesh-of-Tori" :A Novel In- terconnection Network for Frontal Plane Cellular Processors [ C]//Proceedings of IEEE First International Conference on Networking and Computing. [ s. 1. ] :[ s. n. ] ,2010:281-284.
  • 7Haroon-Ur-Rashid Khml, Shi Feng,Jia Xinli. Performance of Triplet Based Interconnection Strategy for Multi-core On-chip Processors[ C ]//IEEE International Conference on High Per- formance Computing and Communications. [ s. t. ] : [ s. n. ], 2009 : 163-170.
  • 8胡晨骏,王晓蔚.基于多核集群系统的并行编程模型的研究[J].计算机技术与发展,2008,18(4):70-73. 被引量:6
  • 9王炜,汤志忠,乔林.片上多处理器互连技术综述[J].计算机科学,2008,35(9):7-8. 被引量:7
  • 10黄国睿,张平,魏广博.多核处理器的关键技术及其发展趋势[J].计算机工程与设计,2009,30(10):2414-2418. 被引量:47

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部