期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

复合域算法的AESS盒电路实现 被引量：2

AES S-Box Circuit Implementation Based on Composite Field Arithmetic
下载PDF
导出
摘要 提出一种基于复合域算法的全定制AES S盒架构,采用传输门逻辑实现了精简的、低功耗数据通道电路.在数据通道中插入异步握手电路控制的锁存器以控制信号抖动的传播,达到降低整个S盒功耗的目的.利用插入随机延时链的方法提高了S盒的抗差分功耗分析能力.在0.25μm CMOS工艺下的S盒电路版图后仿真结果表明,本S盒电路具有低功耗、高安全性的优点,并保持复合域S盒电路所具有的面积小的特点. A full-custom AES S-box architecture based on composite field is proposed. In this S-box, pass transmission gate （PTG） logic style is used to obtain a compact and low-power data-path circuit. Latches controlled by an asynchronous handshake circuit are inserted in the data-path to prevent propagation of the signal glitch, resulting in reduction of the total S-box circuit power. The property of resisting differential power analysis （DPA） attack of the S-box is improved by inserting random delay chains. The layout-simulations for the S-box circuit using 0.25 μm CMOS technology show that it has low power consumption and high-security, and remains small-area overhead as in the corresponding composite field S-box.
作者 刘政林 曾永红 邹雪城 陈黎明 陈毅成 韩煜
机构地区 华中科技大学电子科学与技术系 湖北汽车工业学院电子信息科学系
出处 《应用科学学报》 CAS CSCD 北大核心 2008年第6期622-626,共5页 Journal of Applied Sciences
基金 国家“863”高技术研究发展计划基金(No.2006AA01Z226) 华中科技大学重点基金(No.2006Z001B) 2007年度新世纪优秀人才支持计划基金(No.NCET-07-0328)资助项目
关键词 S盒 复合域 传输门 异步电路 随机延时链 S-box, composite field, pass transmission gate （PTG）, asynchronous circuit, random delay chain
分类号 TP309 [自动化与计算机技术—计算机系统结构]
  • 相关文献

参考文献12

  • 1DAEMEN J, RIJMEN V. The design of Rijndael- AES--the advanced encryption standard [ M ]. [ s. l. ] : Springer- Verlag, 2002.
  • 2National Institute of Standards and Technology. FIPS197: advanced encryption standard [ S ]. November 2001.
  • 3National Institute of Standards and Technology. FIPS46-3 : data encryption standard[ S]. October reaffirmed 1999.
  • 4SHANG D, BURNS F, BYSTROV A, KOELMANS A, SOKOLOV D, YAKOVLEV A. High-security asynchronous circuit implementation of AES [ J ]. IEEE Proceeding Computer Digital Technology, 2006, 153 (2) : 71 - 77.
  • 5KOCHER P, JAFFER J, JUN B. Differential power analysis [ C ]//Processing of Advances in Cryptography (CRYFFO'99), 1999: 388.
  • 6TRICHINA E, KORKISHKO T, LEE K H. Small size, low power, side channel-immune AES coprocessor: design and synthesis results [ C ]//Proceedings of the Fourth Conference on the Advanced Encryption Standard ( AES), 2004, LNCS, 3373:113-127.
  • 7MORIOKA S, SATOH A. An optimized S-Box circuit architecture for low power AES design [ C ]//Proceedings Workshop on Cryptographic Hardware and EmbeddedSystems-CHES 2002. 4th International Workshop Revised Papers, Aug 2002, redwood Shores. Berlin: Springer- Verlag, 2002:172 - 186.
  • 8SATOH A, MORIOKA S, TAKANO K, MUNETOH S. A compact Rijndael hardware architecture with S-Box optimization [ C ]//7th International Conference on the Theory, and Application of Cryptology and Information Security, Australia, December 9- 13, 2001, 2248:239 - 254.
  • 9WOLKERSTORFER J, OSWALD E, LAMBERGER M. An ASIC implementation of the AES S-Boxes [ C ]//Proceeding of CT-RSA 2002, LNCS, 2271:67-78.
  • 10曾永红,邹雪城,刘政林,雷鑑铭.低功耗AESS盒的ASIC设计与实现[J].微电子学,2007,37(4):610-614. 被引量：3

二级参考文献8

  • 1SATOH A,MORIOKA S,TAKANO K,et al.A compact Rijndael hardware architecture with S-box optimizatio[C] // In:Proc Advances in Cryptology ASIACRYPT:7th Int Conf Theory and Application of Cryptology and Information Security,number 2248 in Lecture Notes in Computer Science.Gold Coast,Australia:Springer-Verlag,2001:239-254.
  • 2WOLKERSTORFER J,OSWALD E,LAMBERGER M.An ASIC implementation of the AES S-Boxes[C] // In:Proc RSA Conf-Topics in Cryptography (CT-RSA),San Jose,CA,USA.2002:67-78.
  • 3MORIOKA S,SATOH A.An optimized S-Box circuit architecture for low power AES design[C]// In:Proceedings Workshop on Cryptographic Hardware and Embedded Systems CHES 2002.4th International Workshop Revised Papers,Aug 2002.Redwood Shores,Berlin,Germany:Springer-Verlag,2002:172-186.
  • 4SHANG D,BURMS F,BYSTROV A,et al.High-security asynchronous circuit implementation of AES[J].IEE Proc Comput Digital Tech,2006,153(2):71-77.
  • 5SPARSO J,FUBER S.Principles of asynchronous circuit design-a system perspective[M].Kluwer Academics Publishers,2001.
  • 6LEWIS M,GARSIDE J,BRACKENBURY L.Recon-figurable latch controllers for low power asynchronous circuits[J].IEEE Trans VLSI Syst,1996,4(2):247-253.
  • 7RENAUDIN M.Asynchronous circuits and systems:a promising design alternative[J].Microelectronic Engineering,2002,54 (1-2):133-149.
  • 8PLANA L A,TAYLOR S,EDWARDS D.Attacking control overhead to improve synthesized asynchronous circuit performance[C]// IEEE Int Conf Computer Design:VLSI in Computers and Processors (ICCD'05).San Jose,CA,USA.2005:703-710.

共引文献2

同被引文献26

  • 1徐志军,周顺,谢波.AES/Rijndael算法协处理器设计与实现[J].电路与系统学报,2007,12(4):37-40. 被引量：1
  • 2Algredo-Badillo I, Feregrino-Uribe C, Cumplido R, et al. FPGA implementation cost and performance evaluation of the IEEE 802. 16e and IEEE 802. lli security architec- tures based on AES-CCM [ C ]//5th International Confe- rence on Electrical Engineering, Computing Science and Automatic Control. Mexico: IEEE Computer Society, 2008 : 304- 309.
  • 3Arshad A, Nassar I. An FPGA-based AES-CCM crypto core for IEEE802. 11i arzhitecture [ J ]. International Journal of Network Security,2007,5 (2) :224-232.
  • 4Soliman M I, Abozaid G Y. Performance evaluation of a high throughput crypto coprocessor using VHDL [ C ] // International Conference on Computer Engineering and Systems (ICCES). Cairo : IEEE Computer Society, 2010 : 231-237.
  • 5Arif I, Vishnu P N, Moharred K H. An AES tightly cou- pled hardware accelerator in an FPGA-based embedded processor core [ C]//International Conference on Com- puter Engineering and Tect,nology. Singapore:IEEE Com-puter Society ,2009:521-526.
  • 6Heinrich E, Staamann S, Joost R, et al. Comparison of FP- GA-based implementation alternatives for complex algo- rithms in networked embedded systems the encryption example [ C ] //13th IEEE International Conference on Emerging Technologies and Factory Automation. Hamburg: IEEE Computer Society ,2008 : 1449-1456.
  • 7Stefan Tillich, Johann GroBschttdl. Instruction set exten- sions for efficient AES implementation on 32-bit proce- ssors [ C ]//Cryptographic Hardware and Embeded Sys- tems-CHES 2006. volume 4249 of Lecture Notes in Com- puter Science. BerLin : Springer,2006:270-284.
  • 8Elbirt A J. Fast and efficient implementation of AES via instruction set extensions [ C]//21st InternationaI Con- ference on Advanced Information Networking and Appli- cations Workshops. Niagara Falls:IEEE Computer Socie- ty, 2007 : 396-403.
  • 9Bertoni G M, Breveglieri L, Roberto F, et al. Speeding up AES by extending a 32 bit processor instruction set [ C ]//Application-Specific Systems, Architectures and Processors. Steamboat : IEEE Computer Society, 2006 : 275-282.
  • 10Daemen J, Rijmen V. The Design of Rijndael- AES--the advanced encryption standard [ M ]. Berlin: Springer, 2002.

引证文献2

二级引证文献1

应用科学学报
2008年 第6期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部