期刊文献+

嵌入式GIS系统的低功耗设计 被引量:1

The Low-Power Design of the Embedded GIS System
下载PDF
导出
摘要 由于嵌入式GIS系统被广泛地应用于移动性较强的设备,因此功耗成了一项重要的技术指标。本文系统地描述了对嵌入式GIS系统进行低功耗设计的方法。本文将功耗分为硬件功耗和软件功耗,其中软件低功耗设计是个新的领域。本文采用按需转换处理器状态、优化编译器、按需分层调入GIS数据、优化关键算法和压缩栅格数据等方法从软件角度降低系统功耗。 Because the embedded GIS system is broadly been applied in the ambulation stronger equipments, the power waste is an important technique index sign of it.This paper describes the low-power design of embedded GIS system systematically. The power waste is derided into power of hardware and power of software.The low-power dsign of software is an infant domain.This paper uses some methods to reduce the power waste of system such as transforming the state of processor on demand,optimizing the compiler,importing the GIS data layerly on demand,optimizing the pivotal algorithm and compressing the grid data.
作者 秦晓倩
机构地区 淮阴师范学院
出处 《微计算机信息》 北大核心 2008年第34期214-215,233,共3页 Control & Automation
关键词 嵌入式系统 嵌入式GIS系统 硬件低功耗 软件低功耗 低功耗设计 the embedded system embedded GIS system low-power of hardware low-power of software low-power dsign
  • 相关文献

参考文献3

二级参考文献12

  • 1张大波.嵌入式系统的低功耗设计技术[J].电子产品世界,2004,11(12B):93-96. 被引量:5
  • 2李兵,叶海建,方金云,肖国.图元法符号库的设计思想研究[J].计算机工程与应用,2005,41(17):36-38. 被引量:13
  • 3陆希玉,唐昆,崔慧娟.基于嵌入式系统的低功耗设计[J].微计算机信息,2005,21(07Z):4-5. 被引量:14
  • 4[1]Jantsch A, Ellervee P, Hemani A and Tenhunen H.Hardware/Software Partitioning and Minimizing Memory In-terface Traffic. European Design Automation Conference(EURO-DAC), 1994
  • 5[2]Lee M T, Tiwari V, Malik S. Power Analysis andMinimization Techniques for Embedded DSP Software. IEEETransactions on VLSI, 1997-03
  • 6[3]Rabaey J, Pedram M. Low Power DesignMethodologies. Kluwer Academic Publishers, 1996
  • 7[4]Kuchcinski K. Embedded System Synthesis by Tim ing Constraints Solving. the 10th ISSS, 1997
  • 8www.intel.com
  • 9David A.Hodges,Horace G.Jackson,Analysis and Design of Digital Integrated Circuits inDeep Submicron Technology,Third Edition,McGraw Hill Company Inc,2004.173-180.
  • 10Nithya Raghavan,venkatesh Akella,Automatic insertion of gated clocks at register transfer level VLSI Design,1999.Proceedings.Twelfth International Conference On 7-10 Jan.1999.48-54.

共引文献4

同被引文献2

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部