期刊文献+

基于代码特征分析的TTA指令压缩技术与解压部件实现 被引量:3

Characteristics Analysis-Based Code Compression and One-Cycle Decompression Engine for Transfer Triggered Architecture
下载PDF
导出
摘要 针对传输触发结构提出了一种高效的指令压缩技术.改进模板压缩,消除了空传输指令与空长立即数.基于传输局部性特征,提出垂直字典压缩,提高了指令压缩效果.最后,设计单周期解压部件,以较小硬件代价实现了低耦合实时解压.实验结果表明,该技术达到了37.2%的压缩比,并且使计算内核及指令存储器的面积与功耗分别下降了约29%与23%,执行开销仅增加了约4%. Towards the code size problem of Transfer Triggered Architecture(TTA),an efficient technique for code compression is presented. The template scheme is improved to efficiently eliminate the redundant empty transfer slots and invalid immediate encodings. Then, based on the spatial locality of data transports, a vertical dictionary-based program compression method is presented to further reduce the compression ratio. A one-cycle decompression engine is described for real-time decoupling decompression with little hardware cost. The experiment shows that this technique achieves the compression ratio of nearly 37.2 %. The total area of the processor core and the local instruction memory could be reduced by about 29% and power consumption by nearly 23 % respectively, with the extra execution overhead of nearly 4 %.
出处 《电子学报》 EI CAS CSCD 北大核心 2008年第11期2234-2238,共5页 Acta Electronica Sinica
基金 国家863高技术研究发展计划(No.2007AA01Z101) 国家自然科学基金(No.60773024) 国家973重点基础研究发展规划(No.2007CB310901)
关键词 代码压缩 压缩比 同步数据传输结构 模拟器 code compression compression ratio transfer triggered architecture simulator
  • 相关文献

参考文献9

  • 1J L Hennessy, D A. Patterson, Computer Architecture: A Quantitative Approach[M].3rd Edition,Morgan Kaufmann Publishing Co, 2002.
  • 2Henk Corporaal et al. Microprocessor Architecture from VLIW to TTA[ M]. West Sussex, England: John Wiley & Sons Ltd, 1999.
  • 3赵学秘,王志英,岳虹,陆洪毅,戴葵.TTA-EC:一种基于传输触发体系结构的ECC整体算法处理器[J].计算机学报,2007,30(2):225-233. 被引量:4
  • 4Kuukkanen, et al. Bitwise and dictionary modeling for code compression on transport triggered architectures [ J ]. WSEAS Transactions on Circuits and Systems, 2004, 9 ( 3 ) : 1750 - 1755.
  • 5J Heikkinen, et al. Evaluating template-based instruction compression on transport triggered architectures[ A]. Proceedings of 3rd IWSOC [ C]. IEEE Computer Society Press, 2003. 192 - 195.
  • 6J Heikkinen, et al. Dictionary-based program compression on transport triggered architectures [ A ]. Proceedings of ISCAS [ C]. IEEE Computer Society Press, 2005. 1122- 1125.
  • 7Yuan Xie, et al. Code compression for VLIW processors using variable-to-flxed coding [A ]. Proceedings of ISSS [ C ]. IEEE Computer Society Press, 2002.138 - 143.
  • 8S J Nam, et al. Improving dictionary-based code compression in VLIW architectures[ J]. IEICE Trans Fundamentals of Eleclronics, Communication and Computer Sciences, 1999, E82-A(11) : 2318 - 2124.
  • 9S Aditya, et al. Automatic Design of VLIW and EPIC Instruction Formats[R]. Hewlett-Packard Laboratories, 2000.

二级参考文献13

  • 1陈超,曾晓洋,章倩苓.一种新型硬件可配置公钥制密码协处理器的VLSI实现[J].通信学报,2005,26(1):6-11. 被引量:9
  • 2赵学秘,陆洪毅,戴葵,童元满,王志英.一种高性能大数模幂协处理器SEA[J].计算机研究与发展,2005,42(6):924-929. 被引量:7
  • 3史焱,吴行军.高速双有限域加密协处理器设计[J].微电子学与计算机,2005,22(5):8-12. 被引量:14
  • 4吴行军,白立晨,孙怡乐,陈弘毅.一种适用于多种公钥密码算法的模运算处理器[J].微电子学,2005,35(5):549-552. 被引量:2
  • 5Cohen H,Miyaji A,Ono T.Efficient elliptic curve exponentiation using mixed coordinates//Proceedings of Advances in Cryptology (ASIACRYPT'98).Beijing,China,1998:51-65
  • 6Montgomery P L.Modular multiplication without trial division.Mathematics of Computation,1985,44(170):519-521
  • 7Koh G K,Acar T,Kaliski B S.Montgomery multiplication in GF(2^k).Designs,Codes and Cryptography,1998,14(1):57-69
  • 8Miller V.Use of elliptic curves in cryptography//Proceedings of the Advances in Cryptography (CRYPTO'85).Santa Barbara,California,USA,1985:417-426
  • 9Savas E,Tenca A F,Koc C K.A scalable and unified multiplier Architecture for finite fields GF(p) and GF(2^n)//Proceedings of the Workshop on Cryptographic Hardware and Embedded Systems (CHES'00).Worcester,USA,2000:277-292
  • 10Ozturk E,Sunar B,Savas E.Low-power elliptic curve cryptography using scaled modular arithmetic//Proceedings of the Workshop on Cryptographic Hardware and Embedded Systems(CHES'04).Cambridge,MA,USA,2004:92-106

共引文献3

同被引文献47

  • 1李勇,王蕾,龚锐,戴葵,王志英.一种32位异步乘法器的研究与实现[J].计算机研究与发展,2006,43(12):2152-2157. 被引量:12
  • 2李勇,王志英,赵学秘,岳虹.配置流驱动计算体系结构指导下的ASIP设计[J].计算机研究与发展,2007,44(4):714-721. 被引量:3
  • 3Garside J D, et al. AMULET3i-an asynchronous system-on-chip [ A]. Proceedings of Async2000 [ C]. Washington, USA: IEEE Computer Society,2000.162 - 175.
  • 4Brunvand E. The NSR processor[ A]. Proceedings of the 26th Annual Hawaii Intemalional Conference on System Sciences [C ]. Washington, DC, USA: IEEE Computer Society, 1993. 428 - 435.
  • 5Martin A J, et al. The design of an asynchronous microprces sor[A]. Advanced Research in VLSI: Proceedings of the De cennial Caltech Conference on VLSI [ C ]. Cambridge, MA, USA: MYF Press, 1989.351 - 373.
  • 6Cho K R, et al. Design of a 32-bit fully asynchronous micropro cessor (FAM) [ A ]. Prorceedings of the 35th Midwest Sympo sium on Circuits and Systems[ C]. Washington, DC, USA: IEEE Computer Society, 1992.1500 - 1503.
  • 7Dean M E. STRIP: A Self-Timed RISC Processor[D]. Stan ford, CA, USA: Stanford University, 1992.
  • 8Corporaal H. Microprocessor Architecture:From VLIW to TTA [M] .West Sussex,England:John Wiley & Sons Ltd, 1999.
  • 9Mdikel/i R, et al. Analysis of different bus structures for trans port triggered architecture[ A] .Proceedings of the 21st Norchip Conference[ C ]. Washington, DC, USA: IEEE Computer Soci ety, 2003.56 - 59.
  • 10Pionteck T, et al. Hardware evaluation of low power communi cation mechanisms for transport-triggered architectures [ A ]. Proceedings of the 14th IEEE, International Workshop on Rapid Systems Prototyping ( RSP' 03 ) [ C ]. Washington, DC, USA: IEEE. Computer Society,2003.141 - 147.

引证文献3

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部