期刊文献+

基于排列组合的常数级压缩方法

Compression method with constant degree based on permutation and combination
原文传递
导出
摘要 为使数据压缩技术突破压缩空间极限的限制,提出一种基于排列组合的常数级压缩方法.对被压缩文件进行分段处理,对每个分段内容进行压缩,使存放该基数值和频率表以及相应辅助信息所占空间小于该分段文件字节数,从而达到压缩目的.对随机抽取的200 kB分段字节进行的理论分析与实验均表明,只要有足够的压缩次数,该压缩技术可将随机文件压缩至常数级大小.该压缩方法对于数据的存储和传输具有重大意义. Data compression technology is limited by compression space. A data compressing method with constant degree based on permutation and combination was developed to solve the problem. The file was divided into subsections, and a base-data value was figured out based on permutation and combination theory for each subsection, then the content of subsection was compressed. Thereby, the space occupied by the base-data value, the frequency table and the corresponding auxiliary information became smaller than those of the subsection bytes. Theoretical analysis and test on a 200 kB stochastic subsection show that the compressing method can compress a file into constant degree provided there are enough compressing times, which is of great significance for data storage and transmission.
出处 《大连海事大学学报》 EI CAS CSCD 北大核心 2008年第4期28-32,共5页 Journal of Dalian Maritime University
基金 国家自然科学基金资助项目(60673110)
关键词 数据压缩 分段压缩 排列组合 常数级压缩 data compression subsection compression permutation and combination constant degree compression
  • 相关文献

参考文献5

二级参考文献22

  • 1韩银和,李晓维,徐勇军,李华伟.应用Variable-Tail编码压缩的测试资源划分方法[J].电子学报,2004,32(8):1346-1350. 被引量:27
  • 2Abramovici M., Breuer M., Friedman A.. Digital Systems Testing and Testable Design. New York: Computer Science Press, 1990
  • 3Liang Hua-Guo, Hellebrand S., Wunderlich H.-J.. A mixed-mode BIST scheme based on folding compression. Journal of Computer Science and Technology, 2002, 17(2)
  • 4Liang Hua-Guo. A New Technique for Deterministic Scan-based Built-in Self-test (BIST). Aachen, Germany: Shaker Verlag GmbH, 2003
  • 5Chandra A., Chakrabarty K.. System-on-a-chip test data compression and decompression based on internal scan chains and Golomb coding. IEEE Transactions on Computer-Aided Design of Integrated Circuits & Systems, 2002, 21:715~722
  • 6Chandra A., Chakrabarty K. System-on-a-chip test data compression and decompression architectures based on Golomb codes. IEEE Transactions on CAD/ICAS, 2001, 20: 355~368
  • 7Chandra A., Chakrabarty K.. Frequency-directed run-length (FDR) codes with application to system-on-a-chip test data compression. In: Proceedings of IEEE VLSI Test Symposium, Marina Del Rey, CA, 2001, 42~47
  • 8Jas A., Ghosh-Dastidar J., Touba N.A.. Scan vector compression/decompression using statistical coding. In: Proceedings of IEEE VLSI Test Symposium (VTS), 1999, 114~120
  • 9Jas A., Touba N.A.. Test vector decompression via cyclical scan chains and its application to testing core-based designs. In: Proceedings of IEEE International Test Conference (ITC), Washington, D.C., 1998, 458~464
  • 10Hamzaoglu I, Patel J. H.. Test set compaction algorithms for combinational circuits. In: Proceedings of International Conference on CAD, San Jose, California, 1998, 283~289

共引文献128

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部