期刊文献+

高性能验证平台设计与搭建 被引量:3

Design and Build High Performance Verification Platform
下载PDF
导出
摘要 随着集成电路设计的复杂度越来越高,系统验证的难度也在不断地提高。为了能更有效地完成验证工作,需要采用先进的验证方法来构建高性能验证平台。本文介绍的项目中,采用了多种先进验证技术,使用RVM分层结构,混合验证语言,集成多种验证IP,构建了一个存储系统的高效验证平台,探索了复杂系统验证平台设计与搭建之路。 These years, with the rapid improvement of the micro-electronics technology, system verification becomes more and more difficult. To finish the verification work efficiently, we should use advanced verifi- cation methodology to build high performance verification platform. In this article, it builds a high verifica- tion platform of memory-hierarchy using advanced verification methodology, RVM verification structure, mixed verification languages, and golden quality verification IP. All we show is the way of building high performance verification platform.
出处 《电子器件》 CAS 2008年第6期1819-1821,共3页 Chinese Journal of Electron Devices
关键词 验证 IP RVM SYSTEMVERILOG openvera Verification IP RVM systemverilog openvera
  • 相关文献

参考文献5

  • 1Rakish Rashinkar. System-on-a-chip Verification Methodology and Techniques[M]. 2005.
  • 2DesignWare AHB Verification IP Databook [S]. Synopsys. March 24. 2003.
  • 3Reference Verification Methodology User Guide[S]. Synopsys. September 2004.
  • 4Janick Bergeron. Verification Methodology Manual For SystemVerilog[S]. 2007.
  • 5Srikanth Vijayaraghavan. A Practical Guide for SystemVerilog Assertions[S]. 2006.

同被引文献21

引证文献3

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部