期刊文献+

利用DDS镜像频率的宽带信号源设计 被引量:1

Wide-Band Signal Generator Utilizing DDS Image Frequency Components
下载PDF
导出
摘要 提出了一种新方法,利用DDS(直接数字频率合成)器件的镜像输出频率分量,实现了常规DDS合成器方案所无法实现的超越奈奎斯特频率限制的信号频率输出,且易于实现高精度的载波频率控制和数字调制功能;实验原型电路采用了ALC(自动电平控制)技术补偿镜像和基频分量的衰减,实现了10 Hz^500 MHz的宽带信号输出,带内波动小于1 dB。 A new technical approach has been proposed to extend the upper bound of DDS(Direct Digital Synthesizer) output frequency over Nyquist limit by utilizing image frequency components. Superior out- put frequency tuning resolution and digital modulation can be readily realized. Experimental results show that the fluctuation of output magnitude is less than 1 dB within 10 Hz'-500 MHz output spectrum band- width of our prototype system, which adopted ALC(Automatic Level Control) technique to compensate for the roll-off magnitude response of image and fundamental components.
出处 《电子器件》 CAS 2008年第6期1822-1824,共3页 Chinese Journal of Electron Devices
基金 国家自然科学基金委创新群体基金资助项目(60621002)
关键词 宽带信号源 DDS 镜像频率 自动电平控制 数字调制 Wide-band Signal Generator DDS Image Frequency Components ALC Digital Modulation
  • 相关文献

参考文献10

  • 1Tierney J, Rader C M and Gold B. A Digital Frequency Synthesizer[J]. IEEE Transactions on Audio and Electroacoustics, May 1971, AU-19(1):48-57.
  • 2Brennan P V, Walkington R, Borkjak A. Performance of PLL Synthesiser Based on DDS Feedback[J]. Electronics Letters, November 1998, 34(23) : 2197-2199.
  • 3Ascarrunz F G. A High Resolution Phase and Frequency Offset Generator[C]//IEEE International Frequency Control Symposium, May 1998:390-391.
  • 4Sodagar M, Lahiji G R. A Pipelined ROM-Less Architecture for Sine-Output Direct Digital Frequency Synthesizers Using the Second-Order Parabolic Approximation [J]. IEEE Trans. Circuits Syst. II, 2001, 48(9):850-857.
  • 5Langlois J M P, Khalili D AI. Phase to Sinusoid Amplitude Conversion Techniques for Direct Digital Frequency Synthesis [C]//IEEE Circuits, Devices Syst. , Dee. 2004, 151 ( 6 ) : 519- 528.
  • 6Bellaouar A, Obrecht M, et al. A Low-Power Direct Digital Frequency Synthesizer Architecture for Wireless Communications[J]. IEEE J. Solid-State Circuits, 2000,35(3) : 385-390.
  • 7Nicholas III H T,Samueli H. A 150 MHz Direct Digital Frequency Synthesizer in 1.25 μm CMOS with -90 dBe Spurious Performance[J]. IEEE J. Solid-State Circuits, 1991,26 (12) : 1959-1969.
  • 8Nicholas III H T,Samueli H. An Analysis of the Output Spectrum of Direct Digital Frequency Synthesizers in the Presence of Phase-Accumulator Truncation[C]//41st Annual Frequency Control Symposium, 1987 : 495-502.
  • 9Lakshmi S. Jyothi Chimakurthy, Malinky Ghosh, Foster Dai Fa,Jaeger Richard C. A Novel DDS Using Nonlinear ROM Addressing With Improved Compression Ratio and Quantization Noise[J]. IEEE Transactions on Ultrasonics Ferroelectrics and Frequency Control, February 2006,53(2): 274-283.
  • 10Turner S E, Kotechi D E. Direct Digital Synthesizer With Sine-Weighted DAC at 32 GHz Clock Frequency in InP DH- BT Teehnology[J]. IEEE J. Solid-State Circuits, 2006,41 (10): 2284-2290.

同被引文献13

引证文献1

二级引证文献23

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部