期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

一个有利于消除电荷共享的新型电荷泵(英文)

A Novel Charge Pump with Reduced Charge Sharing
下载PDF
导出
摘要 为了消除电荷泵的电荷共享效应,通过在发生电荷共享的节点预置一个特定的电压,设计出了一个适用于频率合成器的新型电荷泵。在Chartered公司0.18 RF CMOS工艺条件下,HSPICE的仿真结果表明,这一新型电荷泵与传统的相比,很好地抑制了电荷共享效应,具有很低的输出纹波,在高性能频率合成器中具有良好的应用前景。 The design and simulation of a novel CMOS charge-pump circuit for frequency synthesizer＇s applications are presented. The proposed charge-pump＇s charge sharing effect is eliminated by presetting a specific voltage at the key notes where they happen. HSPICE simulations for a 0. 18 papa RF-2P6M Chartered technology show the potential of the proposed structure for high performance frequency synthesizer application.
作者 曾隆月 阎跃鹏 刘永刚 刘枚
机构地区 中国科学院微电子学研究所
出处 《电子器件》 CAS 2008年第6期1825-1827,共3页 Chinese Journal of Electron Devices
关键词 频率合成器 电荷泵 电荷共享 电压预置 frequency synthesizer charge pump charge sharing presetting voltage
分类号 TN402 [电子电信—微电子学与固体电子学]
  • 相关文献

参考文献10

  • 1Hung Chih-Ming and Kenneth K. O. A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-Locked Loop[J]. IEEE Solid-State Circuits,2002,37(4) :521-525.
  • 2王烜,来金梅,孙承绶,章倩苓.用于高速PLL的CMOS电荷泵电路[J].复旦学报（自然科学版）,2005,44(6):929-934. 被引量：13
  • 3Akihiro Yamagishi,Mamoru Ugajin and Tsuneo Tsukahara. A 1-V 2.4-GHz PLL Synthesizer with a Fully Differential Prescaler and Low-off-Leakage Charge Pump[J]. IEEE MIT-S Digest 2003,733-736.
  • 4Lee Jae-Shin, Keel Min-Sun, Lim Shin-Il and Kim Suki, Charge Pump with Perfect Current Matching Characteristics in Phase- Locked Loops[J]. Electronics Letters,2003,36(11) : 1907-1908.
  • 5俞宏,韩雁.新型低压、高速CMOS电荷泵电路[J].电子器件,2005,28(2):279-282. 被引量：2
  • 6Chang Robert C. and KUO Lung-Chih. A New Low-Voltage Charge Pump Circuit for PLL[C]//ISCAS 2000-IEEE International Symposium on Circuits and Systems, 2000, (5) : 28-31.
  • 7Khalil Arshak Chmar Abubaker Essa Jafer. Improved Charge Pump for Reduced Clock Feed through and Charge Sharing Suppression [C]//Proceedings of the Fifth IEEE International Caracas Conference on Devices,Circuits and Systems,2004, (11):192-194.
  • 8Yang HQward C,Lee Lance K,and Co Ramon S,A Low Jitter 0. 3-165 MHz CMOS PLL Frequency Synthesizer for 3 V/5 V Operation[J]. IEEE Solid-State Circuits 1997,32(4) : 582-586.
  • 9Bortecene Terlemez and John P. Uyemura. the Design of a Differential CMOS Charge Pump for High Performanee Phase- Locked Loops[C]//IEEE ISCAS 2004,561-564.
  • 10Patrik Larsson A 2-1600-MHz CMOS Clock Recovery PLL with Low-Vdd Capability [J]. IEEE Solid-State Circuits, 1999,34(12) :1951-1960.

二级参考文献12

  • 1Ahn H and Allstot D. A low-jitter 1.9-V CMOS PLL for UltraSPARC microprocessor applications [J]. IEEE Solid-State Circuits, Mar. 2000, 35: 450-454.
  • 2Rategh H, Samavati H, and Lee T. A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver [J]. IEEE J. Solid-State Circuits, May 2000, 35: 780-787.
  • 3Meghelli M, Parker B, Ainspan H, and Soyuer M. SiGe BiCMOS 3.3-V clock and data recovery circuits for 10-Gb/s serial transmission systems [J]. IEEE J. Solid-State Circuits,Dec.2000, 35: 1992-1995.
  • 4Ganesh Kumar Balachandran and Phillp E. Allen. Switched-current circuits in digital CMOS technology with low charge-injection errors [J]. Solid-State Circuits, Oct.2002, IEEE Journal of 37 ( 10): 1271- 1281.
  • 5Liang Dai and Harjani, R. CMOS switched-op-amp-based sample-and-hold circuit [J]. Solid-State Circuits IEEE Journal of, Jan.2000, 35 (1): 109- 113.
  • 6LIN Yijing and SHENG Shimin. A Novel Charge Pump in PLL [J]. Acta Scientiarum Naturalium Universitatis Pekinensis, May.2002, 38 (3).
  • 7Baki R A and El-Gamal M N. A new CMOS charge pump for low-voltage high-speed PLL applications [C]. In: Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on, 25-28 May 2003 Volume 1: I-657～I-660.
  • 8Ahola R,Routama J,Lindfors S,et al.A phase detector with no dead zone and a very wide output voltage range charge-pump [EB/OL].http://ieeexplore.ieee.org/iel4/5627/15106/00704213.pdf,1998-06-03/2004-06-25.
  • 9Craninckx J,Steyaert M.Wireless CMOS Frequency Synthesizer Design [M].Netherlands:Kluwer Academic Publishers,1998.
  • 10Pylarinos L,Phang K.Analysis of output ripple in multi-phase clocked charge pumps [EB/OL].http://ieeexplore.ieee.org/iel5/8570/27139/01206256.pdf,2003-05-28 / 2004-06-15.

共引文献12

电子器件
2008年 第6期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部