期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

基于DVS的实时多核嵌入式系统低功耗算法 被引量：4

Real-time dynamic voltage scaling algorithm for low-power multi-core embedded system
下载PDF
导出
摘要 动态电压调整(DVS)是低功耗设计方法中最基本的技术。然而,大部分的算法是基于单处理器平台的,并且仅考虑了相互独立的任务,这时使用DVS往往不能取得较好的效果。基于DVS提出了一种循环旋转调度技术来降低功耗,通过对程序中的循环进行重组,使得在满足时限的同时功耗最小,同时也考虑了电压转换所消耗的时间和功耗。 DVS（ dynamic voltage scaling） is one of the most powerful techniques to reduce energy consumption. However, most algorithms are based on uniprocessor and only consider independent tasks. In this situation, DVS will not get the best solution. This paper introduced a technology to reduce energy consumption which used rotation scheduling based on DVS. The algorithm repeatedly regrouped a loop and decreased the energy as much as possible within a timing constraint. Both time and energy overhead during a voltage transition was considered in this work.
作者 王力生 郭振轲
机构地区 同济大学电信学院计算机系
出处 《计算机应用研究》 CSCD 北大核心 2009年第1期127-128,131,共3页 Application Research of Computers
关键词 嵌入式系统 动态电压调节 低功耗设计 旋转调度 embedded system DVS low-power design rotation scheduling
分类号 TP301.6 [自动化与计算机技术—计算机系统结构]
  • 相关文献

参考文献6

  • 1王彪,王小鸽.功耗管理中的动态电压调整综述[J].计算机应用研究,2007,24(8):8-12. 被引量：7
  • 2SAPUTRA H, KANDEMIR M, VIJAYKRISHNAN N, et al. Energyconscious compilation based on voltage scaling[ C ]//Proc of the Joint Conference on Languages, Compilers and Tools for Embedded System. New York : ACM Press, 2002:2-11.
  • 3CHAO L F, LAPAUGH A S, SHA E H M. Rotation scheduling:a loop pipelining algorithm[ J]. IEEE Trans on Computer-aided Design of Integrated Circuits and Systems, 1997,16 (3) :229-239.
  • 4傅一平,任俊,李志能.一种受限资源的软件流水滚动调度算法[J].浙江大学学报（工学版）,2005,39(4):506-510. 被引量：1
  • 5KANG S M, LEBLEBICI Y. CMOS digital integrated circuits analysis and design[M].北京:清华大学出版社,2002.
  • 6BURD T D. Energy-efficient processor system design [ D ]. Berkeley: University of California, 2000.

二级参考文献21

  • 1ALLAN V H, JONES R B, LEE R M. Software pipelining[J]. ACM Computing Surveys,1995, 27(3): 367 - 432.
  • 2LEISERSON C E, SAXE J B. Retiming synchronous circuitry[J]. Algorithmica, 1991, 6(1): 5-35.
  • 3GOOSSENS G, VANDEWALLE J, DE MAN H. Loop optimization in register-transfer scheduling for DSP systems[A]. Proceedings of the ACM/IEEE Design Automation Conference[C]. Las Vegas: ACM and IEEE Computer Society, 1989: 826 - 831.
  • 4GRANSTON E, SCALES R, STOTZER E, etal. Controlling code size of software- pipelined loops on the TMS320C6000 VLIW DSP architecture[A]. In Proceedings of the 3rd Workshop on Media and Streaming Processors in Conjunction with 34th Annual International Symposium on Micro-architecture[C]. New York: ACM,2001: 29- 38.
  • 5LORCH J R.Operating systems techniques for reducing processor energy consumption[D].California:University of California at Ber-keley,2001.
  • 6SOUDRIS D.Designing CMOS circuits for low power[M].Netherlands:Kluwer Academic Publishers,2002:9-22.
  • 7JEJURIKAR R,PEREIRA C,GUPTA R.Leakage aware dynamic voltage scaling for real-time embedded systems[C]//Proc of the 41st DAC'04.San Diego:[s.n.],2004.
  • 8Intel公司.Intel(R) PXA27x processor family developer's manual[EB/OL].http://www.intel.com/design/pca/products/pxa27x/techdocs.htm.
  • 9AMD公司.Mobile AMD Athlon 4 processor model 6 CPGA data sheet[EB/OL].http://www.amd.com.
  • 10KLAIBER A.The technology behind Crusoe^TM processors[R].[S.l.]:Transmeta Corporation,2000.

共引文献6

同被引文献29

  • 1杨雪金,南余荣,俞立.一种减少嵌入式处理器功耗的综合DVS方法[J].计算机工程与应用,2005,41(14):113-114. 被引量：9
  • 2王力生,夏志江.嵌入式系统中软件优化的低功耗研究[J].单片机与嵌入式系统应用,2006,6(4):12-14. 被引量：6
  • 3Borkar S. Low Power design challenges for the decade ( invited talk) [ C ]//In Proceedings of the 2001 conference on Asia South Pacific design automation. Yokohama, Japan: ACM Press ,2001:293-296.
  • 4Jung S,Kim K,Kang S. Low-Swing Clock Domino Logic Incorporating Dual Supply and Dual Threshold Voltages[ C]//In Proceedings of the 39th conference on Design automation. New Orleans,Louisiana,USA:ACM Press,2002:467-472.
  • 5Amelifard B, Fallah F, Pedram M. Low-Power Fanout Optimization Using Multiple Tlireshold Voltage Inverters [ C ]//In Proceedings of the 2005 International Symposium on Low Power Electronics and Design. San Diego, California, USA : ACM Press, 2005 : 95-9R.
  • 6Gibbons P B, Muchnic S S. Efficient Instruction Scheduling for a Pipelined architecture [ J ]. SIGPLANNotices, 2004,39 ( 4 ) : 169-174.
  • 7Wolf W.孙玉芳译．嵌入式计算系统设计原理[M]．北京：机械工业出版社，2002—02．
  • 8Amelifard B, Fallah F,Pedram M. Low- power fanout opti- mization using multiple threshold voltage inverters [ A ] . Proceedings of the 2005 International Symposium on Low Power Electronics and Design [ C ]. San Diego, California, USA: ACM,2005,5 : 95 - 98.
  • 9Gibbons PB, Muchnic S S. Efl3cientInstruction Scheduling fora Pipelined architecture[ J] . SIGPLANNotices ,2004,39 (4) :169 - 174 .
  • 10刘晓明,李宏亮,罗海勇,朱珍民.低功耗混凝土重量可信监测系统设计与实现[A].第七届和谐人机环境联合学术会议(HHME2011)论文集[poster][C].2011.254-256.

引证文献4

二级引证文献13

计算机应用研究
2009年 第1期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部