期刊文献+

一种带温度和工艺补偿的片上时钟振荡器 被引量:5

A Temperature Compensation and Process Calibration On-Chip CMOS Clock Oscillator
下载PDF
导出
摘要 基于SMIC0.18μm1P6M的标准CMOS工艺,设计并实现了一种带温度补偿和工艺偏差校准的60MHz片上CMOS时钟振荡器.经仿真和流片测试验证,该结构的时钟振荡器输出频率能很好的稳定在60-61MHz,温度从-25℃变化至75℃时,频率仅变化108.5kHz,在对时钟精度要求不高的应用下,完全可以取代片外的石英晶振,降低成本. This paper reports on the design and realization of a temperature compensation and process calibration 60MHz on-chip CMOS clock oscillator in SMIC 0.18um 1P6M CMOS process. According to the simulation and tapeout test results, the output frequency of this oscillator is stable between 60MHz and 61MHz, and the frequency only changes 108.5kHz when the temperature changes from - 25℃ to 75℃. This oscillator can be used in some low cost applications to replace the quartz crystal oscillator.
出处 《微电子学与计算机》 CSCD 北大核心 2009年第1期16-20,共5页 Microelectronics & Computer
关键词 温度补偿 工艺偏差校准 环形振荡器 带隙基准 temperature compensation process calibration ring oscillator bandgap
  • 相关文献

参考文献6

  • 1Sundaresan K, Allen P, Ayazi F. Process and temperature compensation in a 7- MHz CMOS clock oscillator[J]. IEEE JSSC, 2006,41(2) :433 - 442.
  • 2John G Maneatis. Low - jitter process - independent DLL and PLL based on self - biased techniques [ J ]. IEEE JSSC, 1996,31(11 ) : 1723 - 1732.
  • 3Behzad Razavi.模拟CMOS集成电路设计[M].北京:清华大学出版社,2005:390-392.
  • 4Pierret R E. Semiconductor device fundamentals [ M]. Boston: Addison - Wesley, 1996 : 220 - 221.
  • 5Allen P E, Holberg D R.CMOS模拟集成电路设计[M].2版.北京:电子工业出版社,2007:75-76.
  • 6孙铁,惠春,王芸.一种高电源噪声抑制宽线性范围CMOS压控振荡器设计[J].微电子学与计算机,2005,22(10):62-65. 被引量:6

二级参考文献4

  • 1Khong-Meng Tham, Krishnaswamy Nagaraj. A Low Supply Voltage High PSRR Voltage Reference in CMOS Process[J]. IEEE J. Solid-State Circuits, 1995, 30(5): 586-590.
  • 2Chang Hyeon Lee, Kelly McClellan, John Choma. A Supply-Noise-Insensitive CMOS PLL with a Voltage Regulator Using DC-DC Capacitive Converter [J]. IEEE J.Solid-State Circuits, 2001, 36(10): 1453-1462.
  • 3Mozhgan Mansuri, Chih-Kong Ken Yang. A Low-Power Adaptive Bandwidth PLL and Clock Buffer with Supply-Noise Compensation[J]. IEEE J. Solid-State Circuits, 2003,38(11): 1804-1812.
  • 4Chan-Hong Park, Beomsup Kim. A Low-Noise, 900MHz VCO in 0.6um CMOS [J]. IEEE J. Solid-State Circuits,1999, 34(5): 586-590.

共引文献6

同被引文献21

  • 1RAZAVIB模拟CMOS集成电路设计[M].陈贵灿,程军,张瑞智,译.西安:西安交大出版社,2002:102-154.
  • 2PRESSMAN A I,BILINGS K,MOREY T.开关电源设计[M].北京:电子工业出版社,2010.
  • 3Sundaresan K,Allen P E, Ayazi F. Process and tem-perature compensation in 7-MHz CMOS clock oscilla-tor[J]. IEEE Journal of Solid-State Circuits,2006,41(2):433-442.
  • 4John G Maneatis. Low -jitter process - independentDLL and PLL based on self - biased techiques [J].IEEE JSSC, 1996, 31(11):1723-1732.
  • 5Xuan Zhang and Alyssa B Apsel. A process compensa-ted 3GHz ring oscillator[C]//IEEE ISCAS. Taipei:IEEE, 2009:581-584.
  • 6W J Li, S J Chang, Y Z Lia A current compensatedreference oscillator [C]//IEEE VLSI - DAT seoul:IEEE, 2009:130-133.
  • 7Y S Shyu and J C Wu. A process and temperaturecompensated ring oscillator [ C]//IEEE AP - ASICHsinchu: IEEE,1999: 283一286.
  • 8林玉树,蔡敏,敬小成.用于微处理器时钟同步PLL的VCO设计[J].半导体技术,2007,32(12):1073-1076. 被引量:1
  • 9叶春晖,冯勇建.一种具有高输出精度及电源电压抑制能力的CMOS环形振荡器的设计[J].厦门大学学报(自然科学版),2008,47(4):519-523. 被引量:4
  • 10李波,吕坚,蒋亚东.一种基于0.5μmCMOS工艺的补偿型电流控制振荡器设计[J].电子器件,2009,32(1):49-52. 被引量:4

引证文献5

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部