期刊文献+

PID神经网络的VHDL实现 被引量:1

Realization of PID Neural Network Based on VHDL
下载PDF
导出
摘要 PID神经网络模块是单变量或多变量非线性PID神经网络控制器的核心部分。从分析PID神经网络的设计原理入手,给出了PID神经网络实现的环形电路结构,采用自顶向下的设计方法,利用VHDL语言设计和实现了3层PID神经网络模块。仿真结果表明该模块功能完全正确。综合结果表明,该网络的实现仅使用了175个LE和9个嵌入式硬件乘法器,最高时钟频率可达116 MHz。 The core of nonlinear PID neural network controller with one variable and multi - variable is PID neural network module. The paper analyses the design theory of PID neural network,provids a ring circuit configuration to realize PID neural network module,designs and realizes 3 -layer PID neural network module with top- down design methodology based on VHDL. The simulation suggests the module operates well. The synthesizing result shows that the realization of network only uses 175 LEs and 9 embedded hardware multipliers,the maximal frequency can reach 116 MHz.
作者 王忠良 肖华
机构地区 铜陵学院
出处 《现代电子技术》 2009年第1期101-103,共3页 Modern Electronics Technique
基金 安徽省高等学校青年教师科研资助计划(2007jq1168)
关键词 PID 神经网络 VHDL FPGA PID neural network VHDL FPGA
  • 相关文献

参考文献9

  • 1Wang Q, Yi B, XIE Y,et al. The Hardware Structure Design of Perceptron with FPGA Implementation[A]. Proceedings of IEEE International Conference on Systems, Man and Cybernetics[C]. Washington D. C. , 2003.
  • 2Ferreira P, Ribeiro P, Antunes A, et al. Artificial Neural Networks Processor: A Hardware Implementation Using a FPGA[A]. Proceeding of the 4th International Conference on Field- Programmable Logic and Applications [C]. Anterp, 2004.
  • 3Hammerstrom D. A VLSI Architecture for Hign Performance, Low - cost, On - chip Learning [ A]. Proceedings of International Joint Conference on Neural Networks~C]. San Diego, 1990.
  • 4Murtagh P J, Tsoi A C. A Reconfigurable bit - serial VLSI Systolic Array Neuro - chip[J]. Parallel Distrib Comput, 1997,44(1):53-70.
  • 5Hikawa H. A New Digital pulse - mode Neuron with Adjustable Transfer Function[J]. IEEE Trans. Neural Net-works, 2003,14 (1) : 236 - 242.
  • 6Faiedh H, Gafsi Z, Torki K, et al. Digital Hardware are Implementation of a Neural Network Used for Classification [A]. Proceeding of the 16th International Conference on Microelectronics[C]. Tunis, 2004.
  • 7付学志,姚旺生,苟伟,谭斌.基于FPGA的高速PID控制器设计与仿真[J].电子技术应用,2007,33(1):87-89. 被引量:16
  • 8戢方,雷勇,王俊.自顶向下基于DSP Builder的PID控制系统开发[J].现代电子技术,2007,30(9):127-129. 被引量:6
  • 9Volnei A.Pedroni,著,乔庐峰,王志功,译,VHDL数字电路设计教程[M].北京:电子工业出版社,2005

二级参考文献5

共引文献27

同被引文献9

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部