期刊文献+

低噪声空间光调制器电流开关网络结构的研究

Research on Low-Noise Current-Switching Network Structure for Spatial Light Modulator
下载PDF
导出
摘要 提出了一种基于开关电容积分电路、用于多量子阱空间光调制器驱动电路的电流开关网络结构。通过改变开关网络结构及调整开关尺寸,在保持开关电容电路结构简单、功耗低等优点的同时,克服了MOS管开关非理想特性带来的开关噪声,提高了输出精度。仿真结果表明,新型电流开关网络结构将开关开启、关断造成的尖峰电流从几十个微安降低到几个微安,有效抑制了噪声影响,极大地提高了输出精度,完全符合多量子阱空间光调制器的要求。 A new current-switching network structure, which is based on the switched-capacitor circuits and applied in the driving circuit of multi-quantum-well (MQW) spatial light modulator ( SLM), is pro- posed in this paper. By modifying the network structure and readjusting the switch size, it not only keeps the simplicity of the structure and low-power consumption, but also declines the switching noise and in- crease output precision. It can be seen from the simulation results, that the new current-switching net- work structure reduces peak current from tens of μA reduced to several ~A. whereby the noise impact can be effectively suppressed and the output precision can also be greatly improved, which completely meets the requirements of MQW spatial light modulator.
出处 《西安理工大学学报》 CAS 2008年第4期446-450,共5页 Journal of Xi'an University of Technology
基金 科技部国际科技合作计划基金资助项目(2008DFB10040)
关键词 开关电容积分电路 多量子阱空间光调制器 电流开关网络 switched-capacitor integrator circuit MQW SLM current-switching network
  • 相关文献

参考文献4

二级参考文献17

  • 1[3]Allen P E,Holberg D R.CMOS模拟电路设计.第二版.北京:电子工业出版社,2002
  • 2[4]罗维炳,刘益成.信号处理与过抽样转换器.北京:电子工业出版社,1997
  • 3[5]Chen M J,Gu Y B ,Wu T,et al. New Observation of Charge Injection in MOS Analogue Switches.Electronics Letters, 1994, 30 (3) : 213~ 214
  • 4Lin Y M,Kim B,Grey P R.A 13b 2.5 MHz selfcalibrated pipelined A/D converter in 3-μm CMOS[J].IEEE J Solid—State Circuits,1991,26(4):628—636.
  • 5Yu Paul C, Lee Hae-Seung. A 2.5-V, 12-b, 5-Msample/s pipelined CMOS ADC[ J ].IEEE Journal of Solid-State Circuits, 1996, 31(12) : 1954 - 1861.
  • 6Singer L A,Brooks T L.A 14-bit 10-MHz calibration—free CMOS pipelined A/D converter[A].Symposium on VISI Circuits,Digest of Technical Papers[C].1996.94—95.
  • 7Liu Hui,Wu Xiaohong, Hassoun Marwan. Components of a 12-bit 50 Ms/S non-radix 2 pipeline analog-to-digital converter[ A ]. IEEE Midwest Symp on Circuits and Systems Lansing M1[C]. 2000. 400 - 403.
  • 8Pan Hui, Segami Masahiro,Michael Choi, et al. A 3.3-V12-b 50-MS/S A/D converter in 0.6-μm CMOS with over 80-db SFDR[ J ].IEEE Journal of Solid-State Circuits,2002, 35(12) : 1769 - 1780.
  • 9Sumanen Lauri, Waltari Mikko, Halonen Kari A I. A 10-bit 200-MS/S CMOS parallel pipeline A/D converter[J].IEEE Journal of Solid-State Circuits, 2001, 36(7) : 1048 -1055.
  • 10Jamal Shafiq M, Fu Daihong, Hurst Paul J, et al. A 10-b120-Msample/s time-interleaved analog-to-digital converter with digital background calibration[ J ].IEEE Journal of Solid-State Circuits, 2002, 37(12): 1618- 1627.

共引文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部