期刊文献+

一种面向部分可重构结构的配置空间搜索方法

Configuration exploration algorithm for partially reconfigurable architecture
下载PDF
导出
摘要 研究了配置序列对部分可重构系统性能的影响,提出了在部分可重构系统配置空间中搜索最优配置序列的算法.在应用算法分割成多个任务的前提下,通过建立部分可重构系统任务执行模型,给出了任务在系统上执行代价的目标函数.根据部分可重构系统中,任务执行和配置可重叠的特性,给出了配置切换代价计算方法.在此基础上,设计了基于动态规划的配置空间搜索算法,算法可在O(nm2)(n为任务数,m为每个任务最大可选配置数)时间内搜索出执行代价最小的配置序列.结果表明,合理选择配置序列可有效提高算法在部分可重构系统上执行的效率. By studying the effect of configuration sequence on the performance of partially reconfigurable system, a configuration space exploration algorithm was proposed to reduce the time of task switch and reconfiguration on partially reconfigurable systems. By partitioning an application into grouped tasks, a task execution model and a cost evaluation function for partially reconfigurable systems were introduced. Based on the similarity of two configurations, the reconfiguration cost between two tasks was determined. According to the reconfiguration cost, a dynamic programming methodology was applied to explore an optimal configuration sequence for a series of tasks. The time complexity of the exploration algorithm is O(nm2), where n is the number of tasks and rn is the number of configurations of each task. Results showed that reasonable selection of configurations for a task sequence can effectively improve the performance of partially reconfigurable systems.
出处 《浙江大学学报(工学版)》 EI CAS CSCD 北大核心 2008年第12期2062-2067,2079,共7页 Journal of Zhejiang University:Engineering Science
基金 国家“863”高技术研究发展计划资助项目(2007AA01Z105) 浙江省自然科学基金资助项目(Y105355) 杭州市产学研合作基金资助项目(20061331E16)
关键词 动态重构 部分可重构系统 配置空间搜索 动态规划 配置序列 dynamic reconfiguration partially reconfigurable system configuration space exploration dynamic programming configuration sequence
  • 相关文献

参考文献15

  • 1BARR M. A reconfigurable computing primer [EB/OL]. [2007-03-20]. http://www.netrino.com/ Articles/RCPrimer/index. php.
  • 2黄俊,朱明程.局部动态重构在SOPC中的应用[J].深圳大学学报(理工版),2006,23(4):351-355. 被引量:5
  • 3YAMAGACHI T, HASHIYAMA T, OKUMA S. A study on reconfigurable computing system for cryptography [C] // Proceedings of IEEE International Confer- ence on Systems Man and Cybernetics (SMC'00). Nashville, US: IEEE, 2000, 4: 2965-2968.
  • 4LUG M, SINGH H, LEE M H, et al. The MorphoSys dynamically reconfigurable system-on-chip [C] //Proceedings of 1st NASA/DoD Workshop on Evolvable Hardware. Pasadena, US: IEEE, 1999: 152- 160.
  • 5SUN K, PING L D, WANG J M, et al. Design of a reconfigurable cryptographic engine [C]//Proceedings of 11th Asia-Paciflc Computer Systems Architecture Conference (ACSAC' 06). Shanghai, China: Springer-Verlag, 2006: 452- 458.
  • 6COMPTON K, HAUCK S. Reconfigurable computing: a survey of systems and software [J]. ACM Computing Surveys, 2002, 34(2): 171- 210.
  • 7段然,樊晓桠,高德远,沈戈.可重构计算技术及其发展趋势[J].计算机应用研究,2004,21(8):14-17. 被引量:19
  • 8ZHANG X, NGA W. A review of high-level synthesis for dynamically reconfigurable FPGAs [J]. Microprocessors and Microsystems, 2000, 24(4): 199-211.
  • 9严晓浪,季爱明,沈海斌.性能优化的现场可编程门阵列快速编译方法[J].浙江大学学报(工学版),2005,39(10):1481-1484. 被引量:1
  • 10MEHDPOUR F, ZAMANI M, SEDIGHI M. An integrated temporal partitioning and physical design framework for static compilation of reconfigurable computing systems [J]. Microprocessors and Microsystems, 2006, 30(1): 52-62.

二级参考文献44

  • 1G Estrin,et al. Parallel Processing in a Restructurable Computer System [ J ]. IEEE Trans. Electronic Computers, 1963, ( 12 ): 747 - 755.
  • 2H Singh, M Lee, G Lu, et al. MorphoSys: An Integrated Re-configurable Architecture[ C]. Proc. NATO Symp. System Concepts and Integration, Monterey, CA, 1998.
  • 3Hartenstein R. Trends in Reconfigurable Logic and Reconfigurable Computing [ C ]. Electronics, Circuits and Systems, 9th International Conference on,2002. 801 - 808.
  • 4H Sing, h, Ming-Hau Lee, et al. MorphoSys: An Integrated Reconfigurable System for Data-parallel and Computation-intensive Applicatons [ J ]. Computers, IEEE Transactions on,2000,49 ( 5 ) :465-481.
  • 5Xilinx Corporaton[ EB/OL]. http ://www. xilinx. com,2002-12.
  • 6Hauser J R,Wawrzynek J. Garp:A MIPS Processor with a Reconfigurable Coprocessor. FPGAs for Custom Computing Machines, Procee dings[ C]. The 5th Annual IEEE Symposium on, 1997.12-21.
  • 7PACT Corporation[ EB/OL]. http://www. pactcorp. com,2003-05.
  • 8Greenbaum J. Reconfigurable Logic in SoC Systems[ C ]. Custom Integrated Circuits Conference, Proceedings of the IEEE ,2002.5-8.
  • 9A Dehon. Reconfigurable Architecture for General Purpose Computing [ R]. Report no. AITR 1586,MIT AI Lab. ,1996.
  • 10Becker F. Configurable Systems-on-chip: Commercial and Academic Approaches. Electronics, Circuits and Systems [ C ]. 9th International Conference,2002. 809 - 812.

共引文献23

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部