期刊文献+

基于电路交换的NoC路由器设计与实现 被引量:4

The Design and Implementation of a NoC Router Based on Circuit-Switch
下载PDF
导出
摘要 片上网络(Network-on-Chip,NoC)以网络互连结构代替传统总线结构,很好地解决了片上高性能计算资源之间的通信瓶颈问题。路由器是实现NoC的重要基础部件,本文在分析国内外相关技术的基础上,面向无线通信等要求有保障服务的应用,设计并实现了一个基于电路交换的路由器。该路由器适合Mesh结构,提供5个输入输出端口,支持容量达48Gbit/s的交换,可以提供100%的无阻塞交换能力,并可配置为多播和广播方式。采用Verilog语言完成了所有设计工作,不仅进行了充分的仿真和验证,还使用Altera的FPGA实现了该设计,能够满足片内通信的需要。 Network-on-Chip instead of the traditional bus structures with a chip area network, and it is to be seen a good solution for the bottleneck of intra-chip communication. The router is the very important basic part of NoC. In this paper, based on the analysis of related research, a circuit-switch based router is designed and implemented facing to the wireless communication application which requires guaranteed service. The router is based on a mesh topology with 5-input x 5-output port, and supports up to 48 Gbit/s switch. It can provide 100% non-blocking permutation switching ability, and also can be configured as muhicast and broadcast. The router is designed by Verilog HDL, and has been fully simulated and verified. The router is implemented by Altera' s FPGA, and could satisfy the need of intra-chip communication.
作者 谢晓燕 蒋林
出处 《中国集成电路》 2008年第10期20-25,共6页 China lntegrated Circuit
基金 国家863项目 2007AA01Z111 陕西省教育厅专项科研计划 06JK195
关键词 片上网络 电路交换 路由器 Network-on-Chip circuit switch router
  • 相关文献

参考文献3

  • 1[1]A.Mello,L.Tedesco,N.Calazans,and F.Moraes.Virtual channels in networks on chip:Implementation and evaluation on hermes NoC.In SBCCI ' 05:Proceedings of the 18th annual symposium on Integrated circuits and system design,pages 178-183,New York,NY,USA,2005.ACM Press.
  • 2[2]P.T.Wolkotte,G.J.M.Smit,G.K.Rauwerda,and L.T.Smit.An energy-efficient reconfigurable circuit switched network-on-chip.In Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS' 05)-12th Reconfigurable Architecture Workshop (RAW 2005),Denver,Colorado,USA,page 155.IEEE Computer Society,Apr.2005.
  • 3[3]R.D.Mullins,A.F.West,and S.W.Moore.The design and implementation of a low-latency on-chip network.In Proceedings of the 11th Asia and South Pacific Design Automation Conference (ASP-DAC),2006.

同被引文献41

  • 1沈培福,李华伟.针对线间串扰现象的静态定时分析[J].计算机工程与科学,2005,27(4):25-28. 被引量:2
  • 2张富彬,何庆延,彭思龙.调整门和连线尺寸以减小串扰的拉格朗日松弛法[J].计算机工程与科学,2007,29(5):73-76. 被引量:2
  • 3Avinash Kodi,Ahmed Louri,Janet Wang.Design of Energy-Efficient Channel Buffers with Router Bypassing for Network-on-Chips (NoEs)[M].Quality of Electronic Design,2009:826-832.
  • 4R Mullins.The design and implementation of a low-latency on-ehip network[C]//Asia and South Pacific Design Automation Conference (ASP-DAC).UK:Cambridge Univ,2006.
  • 5Donno M,Ivaldi A,Benini L,et al.Clock-tree Power Optimization Based on RTI Clock-gating[El//Proceedings of the Design Automation Conference.Anaheim,CA,USA,2003:622-627.
  • 6Chang Xiaotao,Zhang Mingming,Zhang Ge,et al.Adaptive clock gating technique for low power IP core in SoC design[C]//ISCAS 2007.Beijing,2007:2120-2123.
  • 7Avinash Karanth Kodi,Ashwini Sarathy,Ahmed Louri,et al.Adaptive inter-router links for low-power,area-efficient and reliable Network-on-Chip (NoC) architectures[C]//ASP-DAC 2009.Athens:Ohio Univ,2009,1:1-6.
  • 8LUO Feng-guang, CAO Ming-cui,ZHOU Xin-jun,et al. 3-D optical interconnect Mesh network for on-board parallel multiprocessor system based on EOPCB [ J]. SPIE ,2007 ( 1-3 ) :7954-7954.
  • 9FENG Yong-hua, LUO Feng-guang, YUAN Jing. Chip network based on electro-optical printed circuit board. Journal of Huazhong University of Science and Technology [ J]. Natural Science Edition, 2007,135 (3) :5-7.
  • 10Steenberge G V, Geerinck P Put, Koetsem, S Vet aL MT-compatible laser-ablated interconnections for optical printed circuit boards [ J]. Llightwave Technol, 2004,22 ( 9 ) : 2083 -2090.

引证文献4

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部