期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

可限加分解阵与三值ECL电路设计 被引量：2

Boundary-added decomposition matrix and design of ECL circuit.
下载PDF
导出
摘要 在分析了射极耦合逻辑(ECL)电路限加-取小物理结构的特点后,引入矩阵形式来表示电路的输出函数;定义了适用于ECL电路设计的矩阵运算,并分析了矩阵的可限加分解性、函数的凸性等特性;然后通过矩阵变换,将多值逻辑函数分解为适合ECL电路实现的子函数,从而得到对应电路.举例说明了分解过程和具体ECL电路的设计过程.例证表明,该方法是可行的,并且直观、易操作. Based on the analysis of Boundary_addition-Minimization structure of ECL circuits, the matrix was used to describe the output function of the circuit, and the operation fit for ECL circuits was defined. Then the characteristics of boundary-added decomposition matrix and convexity function were analyzed. By using matrix transformation, this method is easy to follow to design ECL circuits for multivalued logic function. At last, an example was given to explain how to use the method. It was shown that the method is feasible, simple and efficient to deal with forbidden state problem.
作者 刘倩 陈俭金 章专
机构地区 浙江大学电子电路与信息系统研究所
出处 《浙江大学学报（理学版）》 CAS CSCD 北大核心 2009年第1期47-51,共5页 Journal of Zhejiang University（Science Edition）
关键词 可限加分解 矩阵 ECL 多值逻辑 boundary-added decomposition matrix ECL multivalued logic
分类号 TN431 [电子电信—微电子学与固体电子学] TP331 [自动化与计算机技术—计算机系统结构]
  • 相关文献

参考文献7

二级参考文献28

  • 1吴训威,F.Prosser.数字电路的开关级设计理论[J].中国科学（E辑）,1996,26(3):257-265. 被引量：15
  • 2Nambu H, Kanetani K, Idei Y. A0.65-ns,72-kb ECL CMOS RAM Macro for a 1-MB SRAM. IEEE Journal of Solid-State Circuits, 1995 ; 30(4) :491 -499.
  • 3Bonges H A, Adams R D, Allen A J, et al. A 576 K 3.5-ns access BiCMOS ECL static RAM with array built-in self-test. IEEE Journal of Solid-State Circuits, 1992;27(4) :649-656.
  • 4Keiidhi Higeta, Masami Usami, Masayuki ohayashi,et al. A soft-error-immune 0. 9-ns 1. 15-Mb ECLCMOS SRAM with 30-ps 120 k logic gates and on-chip test circuitry. IEEE Journal of Solid-State Circuits,1996;31(10):1443-1450.
  • 5Elmasry M I. Digital Bipolar Integrated Circuits,New York :John Wiley & Sons, 1983.
  • 6Vojin G Oklobdzija. An ECL gate with improved speed and low power in a BiCMOS process. IEEE J Solid-State Circuits, 1996;31 ( 1 ) : 77 - 83.
  • 7Norman P Jouppi, Stenfanos Sidiropoulos, Suresh Menon. A speed, power and supply noise evaluation of ECL driver circuits. IEEE J Solid-State Circuits,1996 ;31 (1) : 38-45.
  • 8Tseng Yuh-Kuang, Wu Chung-Yu. A 1.5-V differential cross-coupled bootstrapped BiCMOS logic for lowvoltage applications. IEEE J Solid-State Circuits,1998:33(10):1576-1579.
  • 9Seng Y K, Rofuil S S. 1.1 V full-swing double bootstrapped BiCMOS logic gates. IEEE Proc Circuits Devices System, 1996 ; 143 (1) : 41 - 45.
  • 10吴训威,章专.Theory of differential current switches and design of ternary ECL circuits at switch level.Int J of Electronics,1991；71(6):1023-1035.

共引文献9

同被引文献15

  • 1乐建连,章专.互补对偶结构的三值ECL锁存器设计[J].浙江大学学报（理学版）,2005,32(2):183-185. 被引量：1
  • 2JOUPPI N P, SIDIROPOULOS S, MENON S. A speed, and supply noise evaluation of ECL driver circuits [ J ]. IEEE Journal of Solid-State Circuits, 1996, 31 (1) :38.
  • 3WATANABE Y, HOMMA N, DEGAWA K, et al. High-level design of multiple-valued arithmetic circuits based on arithmetic description language [ C ]// Proceedings of 38th IEEE International Symposium on Multiple Valued Logic. California: IEEE Computer Society Press, 2008 : 112-117.
  • 4WU Xunwei, ZHANG Zhuan. Theory of differential current switches and logic design of ternary ECL circuits at switch level [ J ]. Intemational Journal of Electronics, 1991, 71 (6) : 1023-1035.
  • 5MAVREK E, LONCARIC I, POLJAK I, et al. Effect of parasitic RLC parameters in bias networks on ECL delay time[C]//M1PRO,2010 Proceedings of the 33 rd International Convention. Rijeka: Croatian Society for Information and Communication Technology Electron- ics and Microelectronics MIPRO, 2010 : 73-77.
  • 6ISHII K, SUZUKI K, SUGIMOTO Y. Novel Circuits technique for high speed ECL gates[C]//NEWCAS- TAISA' 09. Joint IEEE North-East Workshop on Cir- cuits and Systems and TAISA Conference. Florence: IEEE Press, 2009 : 1-4.
  • 7AMIN A, STEVEN C, SHINWON K, et al. A 90 GHz hybrid switching pulsed-transmitter for medical imaging[J]. IEEE Journal of Solid-State Circuits,2010, 45(2) :2667-2681.
  • 8JOUPPI N P, BOYLE P, DION J, et al. A 300 MHz 115-W 32-b bipolar ECL microprocessor [J]. IEEE Jour- nal of Solid-State Circuits, 1993,28(11) : 1152-1166.
  • 9LANNI L, GHANDI R, MALM B, et al. Design and characterization of high-temperature ECL-based bipolar integrated circuits in 4H-SiC[J]. IEEE Transactions on Electron Device, 2012,59 (4) : 1076-1083.
  • 10HANG G Q, WU X W. Current-Mode CMOS circuits design based on current threshold-controllable technique [C]// Proc of IEEE Asia Pacific Conf on Circuits and Systems, Tokyo : IEEE Press, 2000 : 529-532.

引证文献2

二级引证文献5

浙江大学学报（理学版）
2009年 第1期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部