期刊文献+

复信号多相滤波器的无盲区算法与FPGA设计

Algorithm on Complex Polyphase Filters Without blind-zone and FPGA Design
下载PDF
导出
摘要 信道化和抽取技术是宽带数字信道化接收机中的关键技术。针对这一问题,首先分析了复信号多相滤波器无盲区算法及其数学模型,实现信号的全概率捕获。根据此数学模型,提出了复多相滤波器的FPGA设计方法。该方法根据模型中信道数与抽取倍数之间的关系,利用可定制模块和时序的配合完成了延迟和抽取功能;乘加单元完成多相分量的滤波运算;专用IP核完成FFT。整个模块采用乒乓RAM的设计思想和流水线结构。实验结果表明,该方法区别于一般旋转开关方法,能够实现信道数不等于抽取倍数的延迟和抽取. The channelized and decimation algorithm plays an important role in wideband digital channelized receivers. For this purpose, this paper first analyzes the improved algorithm of complex polyphase filters and its mathematical module, which meet the requirement of receiving signals without leaking. Based on this module, we present the FPGA design method of complex polyphase filters. According to the relationship between the number of channels and decimation, this method completes delay and decimation with customizable module and timing coordination; MAC unit completes filter operation; IP core completes FFT. The module uses ping-pong RAM and pipeline architecture. The result shows that this method is different from the rotary switch structure, which can complete delay and decimation while the number of channels is not equal to decimation.
作者 苏颖妍 杨刚
出处 《中国集成电路》 2009年第1期54-57,71,共5页 China lntegrated Circuit
关键词 复信号多相滤波器 无盲区 抽取 FPGA complex polyphase filter no blind-zone decimation FPGA
  • 相关文献

参考文献2

二级参考文献10

  • 1吴伟,唐斌,张鹏.基于多相滤波高效结构的宽带DDC及其FPGA实现[J].数据采集与处理,2004,19(2):210-214. 被引量:9
  • 2JamesTsui.宽带数字接收机[M].北京:电子工业出版社,2002..
  • 3Daniel R Zahirniak, David L Sharpin, Timothy W Fiehls.A hardware-efficient, multimte, digital channelized receiver architecture [J]. IEEE Transaction on aerospace and electronic systems, 1998, 34(1):137 - 151.
  • 4Timothy W Fields, David L Sharpin, James B Tsui. Digital channelized IFM receiver [M]. IEEE IWIT-S Digest,1994. 1667- 1670.
  • 5Steven M Kay. Statistically/Computationally Elficient Frequency Estimation[A]. Proc IEEE IEASSP[C]. IEEE,1988. 2292 - 2295.
  • 6Crochiere R E,Rabiner L R. Multirate digital signal processing[M]. Englewoad cliffs: Prentice-Hall Inc,1983 : 289-326.
  • 7Harris F J, Dick C, Rice M. Digital receivers and transmitters using polyphase filter banks for wireless communications[J]. Microwave Theory and Techniques, IEEE Transactions, 2003,51 (4) : 1395-1412.
  • 8Scrikanteswara S, Reed J H,Athanas P. A soft radio architecture for reconfigurable platforms [J].IEEE Communications Magazine, 2000, 38 (2) : 149-158.
  • 9Salim T, Devlin J, Whittington J. FPGA implementation of a phased array DBF using polyphase filters[C]//IEEE Proceedings of International Conference on Field-Programmable Technology, Australia: [s.n.],2004:339-342.
  • 10Ang C N,Turner R H,Courtney T,et al. Virtex FPGA implementation of a polyphase filter for samplerate conversion[C]//Conference Record of the Thirty-Fourth Asilomar Conference on Signals, Systemsand Computers. California : [s. n.],2000,1 (29) : 365-369.

共引文献15

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部