期刊文献+

电子清管器发射机系统的改进设计

Improvement to the transmitter system of electronic pipeline pig
下载PDF
导出
摘要 现有的以555芯片产生间断超低频(23Hz左右)电磁脉冲的电子清管器发射机系统会带来频率漂移、各组振荡间的相位关系随机不恒定及静态功耗偏大的问题。为此利用89c2051编程产生间断的超低频脉冲信号,解决了频率漂移及振荡间的相位关系随机的问题。通过采取配置合适的晶振和电源电压措施,并在软件设计部分充分利用单片机休眠模式的低功耗特性,解决了功耗问题。经测试频率稳定在(23±0.01)Hz,振荡间的相位关系恒定。有效工作时间由60h提高至100h。 The existing transmitter system of electronic pipeline pig based on 555 chip to produce intermittent ultra-low frequency electromagnetic pulse (about 23 Hz) brought about many problems such as the frequency drift, not constant phase-relationship between groups of oscillations and too large static power. Therefore the signal of intermittent ultra-low frequency pulses was produced by 89c2051 programming. Problems of the frequency drift and not constant phase-relationship between groups of oscillations were solved. Through the appropriate allocation of the crystal and power supply and making full use of the mcu's sleep mode of low-power consumption in the software design, the power problem was solved. The testing frequency stability was (23 ± 0.01)Hz. The phase-relationship between groups of oscillations was constant and effective working hours was risen from 60 hours to 100 hours.
出处 《电子测试》 2009年第1期6-10,共5页 Electronic Test
关键词 清管器 发射机 跟踪定位 超低频电磁波 节电模式 pipeline pig transmitter track and localization ultra-low frequency electromagnetic wave power saving mode
  • 相关文献

参考文献6

二级参考文献22

  • 1[1]Takanori Okuma,Tohru Ishihara,Hiroto Yasuura.Software Energy Reduction Techniques for Variable-Voltage Processors[J].Design & Test of Computer,2001,18(2):31-41.
  • 2[2]Yung-Hsiang Lu, et al.Computing System-level Power Management Policies[J].Design & Test of Computer,2001,18(2):10-19.
  • 3[3]L Benini.Policy Optimization for Dynamic Power Management[J].IEEE Trans.Computer-Aided Design of Integrated Circuits and Systems,1999,16(6):813-833.
  • 4[4]Steve B Furber,et al.Power Management in the Amulet Microprocessor[J].Design & Test of Computer,2001, 18(2):42-52.
  • 5[5]C K Van Berkel,et al.Applications of Asynchronous Circuits[J].Proc.IEEE,1999,87(2):223-233.
  • 6Nebel W, Mermet J P. Low power design in deep submicron electronics [M]. Kluwer Academic Publishers, 1997.
  • 7Horowitz M, Indermaur T, Gonzalez R. Low power digital design[A]. Proc IEEE Symp Low Power Electron[C]. San Diego, CA. 1994. 8-11.
  • 8Emnett F, Biegel M. Power reduction through RTL clock gating[Z]. Synopsys Users Group, San Jose,2000.
  • 9Segars S. Low power design techniques for microprocessors[A]. ISSCC[C]. 2001.
  • 10Landman P E. Low power architectural design methodologies[D]. UC Berkeley, 1994.

共引文献63

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部