期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

RTD多值逻辑(MVL)电路 被引量：1

Multiple-Value Logic(MVL) Circuits Based on RTDs
下载PDF
导出
摘要 RTD具有双稳和自锁特性,用RTD构成电路可节省大量器件,这一优点在构建多值逻辑电路(MVL RTD)时显得尤为突出。在引用"遏止"概念的基础上介绍了几种典型的MVL RTD电路,包括多幅输入脉冲信号具有选幅功能的文字逻辑门、能提供三个不同电平输出的三态反相器、将一输入斜坡电压信号变成脉冲输出信号的折线量化器等电路;用"遏止"概念分析了异或门电路的工作原理。 A large number of devices are saved to form the circuits based on RTDs which has the features of bistability and self-latch. RTDs come into prominence to form multiple-valued logic （MVL） circuits particularly. Several typical MVL circuits are introduced based on the concept of ＂quenching＂, such as literal gates, ternary inverters and the fold-quantizer. A definite amplitude pulse output voltage is gotten when the multiple amplitude pulse input signal is given in the literal gate. Three different voltage levels are provided at the output terminal in the ternary inverter. A input ramp voltage is converted into a pulse output signal by the fold-quantizer. The operation principle of XOR gate circuits is analyzed by ＂quenching＂ concept.
作者 郭维廉
机构地区 天津工业大学信息与通讯学院 专用集成电路国家重点实验室 天津大学电子信息工程学院
出处 《微纳电子技术》 CAS 北大核心 2009年第1期10-15,共6页 Micronanoelectronic Technology
关键词 RTD MVL电路 RTD异或门 文字逻辑门 三态反相器 折线量化器 “遏止”概念 RTD MVL circuits RTD XOR gate literal gate ternary inverter fold-quantizer concept of quenching
分类号 TN312.2 [电子电信—物理电子学]
  • 相关文献

参考文献5

  • 1CURRENT K W. Current- mode CMOS multiple-valued logic circuits [J]. IEEE J Solid-State Circuits, 1994, 29 (2): 95-107.
  • 2CHEN K J, WAHO T, MAEZAWA K, et al. An exclusive-or logic circuit based on controlled quenching of series- connected negative differential resistance devices [J]. IEEE Electron Device Letters, 1996, 17 (6) : 309 - 311.
  • 3WAHO T, CHEN K J, YAMAMOTO M. A novel multiplevalued logic gate using resonant tunneling devices [J]. IEEE Electron Device Letters, 1996, 17 (5) : 223 - 225.
  • 4SEABAUGH A, BRAR B, MORRIS F, et al. Resonanttunneling mixed-signal circuit technology [J]. Solid State Electronics, 1999, 43 (8): 1355-1365.
  • 5郭维廉,牛萍娟,李晓云,刘宏伟,李鸿强.遏止(Quenching)及其在分析RTD逻辑电路中的应用[J].固体电子学研究与进展,2005,25(3):403-409. 被引量：1

二级参考文献10

  • 1郭维廉.三端电压控制型负阻器件（1）[J].半导体杂志,1994,19(1):42-45. 被引量：2
  • 2Shimizu N, Nagatsuma J, Waho T. In0.53Ga0.47As/AlAs resonant tunneling diodes with switching time of 1.5 ps[J].Electronics Letters,1995;21(19):1 695-1 696.
  • 3Brown E R, Sǒderstrǒm J R,Parker C D. Oscillation up to 712 GHz in InAs/AlSb resonant tunneling diodes[J].Appl Phys Lett,1991;58(20):2 291-2 293.
  • 4Waho T, Chen K J, Yamamoto M. Resonant-tunneling diodes and HEMT logic circuits with multiple thresholds and multilevel output[J]. IEEE J of Solid-State Circuits,1998;33(2):208-274.
  • 5Chen K J, Waho T, Meazawa K. An exclusive-or logic circuit based on controlled quenching of series-connected negative differential resistance devices[J]. IEEE Electronic Deivce Lett, 1996;17(6):309-311.
  • 6Luryi S. Frequency limit of double-barrier resonant-tunneling oscillators[J]. Appl Phys Lett,1985;47(5):490-492.
  • 7Chen K J, Maezawa K, Yamamoto M. InP-base high-performance monostable-bistable transition logic elements (MOBILE's) using integrated multiple-input resonant-tunneling devices[J]. IEEE Electron Device Lett,1996;17(3):127-129.
  • 8Waho T, Chen K J, Yamamoto M. A novel multiple-valued logic gate using resonant tunneling devices[J]. IEEE Electron Device Lett,1996;17(5):223-225.
  • 9Seabaugh A, Brar B, Brockaert T. Resonant-tunneling mixed-signal circuit technology[J]. Solid-State Electronics,1999;43:1 355-1 365.
  • 10Chen K J, Akeyoshi T, Maezawa K. Monolithic integration of resonant tunneling diodes and FET's for monostable-bistable transition logic elements(MOBILE's)[J]. IEEE Electron Device Lett,1995;16(2):70-73.

同被引文献23

  • 1CUNHA R,BOUDINOV H,CARRO L. Quaternarylook-up tables using voltage-mode CMOS logic design[C ] //Proceedings of the 37th International Symposiumon Multiple-Valued Logic. Oslo, Norway; IEEE, 2007:56-61.
  • 2KALINNIKOV V A. Application of multiple-valued logicin digital technology ( Review) [ J ]. Instruments andExperimental Techniques, 2006, 49(6) : 743-751.
  • 3DA SILVA R C G, BOUDINOV H,CARRO L. A celllibrary for low power high performance CMOS voltage-mode quaternary logic [ C ] //Proceedings of the 19th An-nual Symposium on Integrated Circuits and Systems De-sign. Ouro Preto, Brazil: ACM, 2006: 167-172.
  • 4GONZALEZ A F,BHATTACHARYA M, KULKARNIS. CMOS implementation of a multiple-valued logicsigned-digit full adder based on negative-differential-re-sistance devices [ J ]. IEEE Journal of Solid-State Cir-cuits, 2001, 36(6) :924-932.
  • 5CURRENT K W. Current-mode CMOS multiple-valuedlogic-circuits [ J]. IEEE Journal of Solid-State Circuits,1994,29(2) :95-107.
  • 6WEI Y,SHEN J Z. Design of nanopipelined adder basedon resonant tunneling diode [ J]. Microelectronics Jour-nal, 2012,43(6) :353-357.
  • 7NUNEZ J,AVEDILLO M J, QUINTANA J M. Two-phase RTD-CMOS pipelined circuits [ J]. IEEE Transac-tions on Nanotechnology, 2012, 11(6) : 1063-1066.
  • 8LEE J,LEE J,YANG K. A low-power 40-Gb/s 1 :2 de-multiplexer IC based on a resonant tunneling diode [ J].IEEE Transactions on Nanotechnology, 2012,11(3):431^34.
  • 9WEI Y, SHEN J Z. Novel universal threshold logic gatebased on RTD and its application[ J]. MicroelectronicsJournal, 2011,42(6) :851-854.
  • 10TRAVERSA F L, BUCCAFURRI E,ALARCON A, etal. Time-dependent many-particle simulation for resonanttunneling diodes : interpretation of an analytical small-signal equivalent circuit [J]. IEEE Transactions on Elec-tron Devices, 2011, 58(7):2104-2112.

引证文献1

二级引证文献1

微纳电子技术
2009年 第1期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部