期刊文献+

基于电压岛的能量和可靠性感知NoC映射 被引量:8

Energy-and Reliability-aware Mapping for NoC Implemented with Voltage Islands
下载PDF
导出
摘要 面向支持电压岛的NoC平台,定义了可靠性约束下的能量感知NoC映射问题,提出一种基于禁忌搜索的优化方法.设计了一种新的能效变化率驱动的启发式算法,嵌套于NoC设计空间的搜索过程中,在IP核映射解的基础上实现各电压岛的电压映射.实验结果表明,本文算法可显著降低NoC能耗,并高效地确保NoC通信的可靠性要求. The problem of energy-aware mapping for network-on-chip (NoC) implemented with voltage islands under reliability constraints is formulated. A tabu search algorithm is proposed to solve this problem. A novel energy-efficiency gradient driven heuristic is developed to assign the voltages for the voltage islands based on the current configuration of IP mapping during global design space exploration. Experimental results show that the proposed method can efficiently guarantee the reliability goal and obtain significant energy savings.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2009年第1期19-26,共8页 Journal of Computer-Aided Design & Computer Graphics
基金 国家"八六三"高技术研究发展计划(2006AA01Z173 2007AA01Z131)
关键词 片上网络 映射 电压岛 可靠性 能效变化率 network-on-chip mapping voltage island reliability energy-efficiency gradient
  • 相关文献

参考文献19

  • 1Bertozzi D, Jalabert A, Marali S, et al. NoC synthesis flow for customized domain specific multiprocessor systems-on-chip [J]. IEEE Transactions on Parallel and Distributed Systems, 2005, 16(2): 113-129
  • 2Bjerregaard T, Mahadevan S. A survey of research and practices of network-on-chip[J]. ACM Computing Surveys, 2006, 38(1): 1-51
  • 3Ogras U Y, Hu J, Marculescu R. Key research problems in NoC design: a holistic perspective [C] //Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/ software Codesign and System Synthesis, Jersey City, 2005: 69-74
  • 4Hu J, Marculescu R. Energy aware mapping for tile-based NoC architectures under performance constraints [C] // Proceedings of Asia South Pacific Design Automation Conference, Kitakyushu, 2003: 233-239
  • 5常政威,谢晓娜,桑楠,熊光泽.片上网络映射问题的改进禁忌搜索算法[J].计算机辅助设计与图形学学报,2008,20(2):155-160. 被引量:16
  • 6Srinivasan K, Chatha K S, programming based techniques Konjevod for synthesis of network on chip architectures [J]. IEEE Transactions on Very Large Scale Integration Systems, 2006, 14(4): 407- 420
  • 7Shin D, Kim J. Power-aware communication optimization for networks on-chips with voltage sealable links [C]// Proceedings of the 2nd IEEE/ACM/IFIP International Conference on Hardware/software Codesign and System Synthesis, Stockholm, 2004:170-175
  • 8Manolache S, Eles P, Peng Z. Fault aware communication mapping for NoCs with guaranteed latency [J]. International Journal of Parallel Programming, 2007, 35(2): 125-156
  • 9Hu J, Shin Y, Dhanwada N, et al. Architecting voltage islands in core-based system-on a chip designs [C]// Proceedings of the 2004 International Symposium on Low Power Electronics and Design, Newport Beach, 2004: 180- 185
  • 10Ogras U Y, Marculescu R, Choudhary P, et al. Voltage frequency island partitioning for GALS-based networks on chip [C] //Proceedings of the 44th Annual Conference on Design Automation, San Diego, 2007: 110- 115

二级参考文献35

  • 1周干民,尹勇生,胡永华,高明伦.基于蚁群优化算法的NoC映射[J].计算机工程与应用,2005,41(18):7-10. 被引量:14
  • 2高明伦,杜高明.NoC:下一代集成电路主流设计技术[J].微电子学,2006,36(4):461-466. 被引量:31
  • 3张磊,李华伟,李晓维.用于片上网络的容错通信算法[J].计算机辅助设计与图形学学报,2007,19(4):508-514. 被引量:18
  • 4The International Technology Roadmap for Semiconductors.ITRS's Report 2002[OL].[2006-07-18].http://public.itrs.net/Files/2002Update/2002Update.htm
  • 5Benini L,Micheli G D.Networks on chip:a new paradigm for systems on chip design[C] //Proceedings of Design Automation and Test in Europe Conference and Exhibition,Paris,2002:418-419
  • 6IBM Corp.CoreConnectTM bus architecture[OL].[2006-07-18].http://www-3.ibm.com/chips/techlib/techlib.nsf/products/CoreConnect_128-bit_Implementation
  • 7ARM Corp.AMBATM specification[OL].[2006-07-18].http://www.arm.com/products/solutions/AMBA_Spec.html
  • 8Sgroi M,Sheets M,Mihal A,et al.Addressing the system-on-a-chip interconnect woes through communication-based design[C] //Proceedings of Design Automation Conference,Las Vegas,Nevada,2001:667-672
  • 9Dally William J,Towles Brian.Route packets,not wires:on-chip interconnection networks[C] //Proceedings of Design Automation Conference,Las Vegas,Nevada,2001:684-689
  • 10Adriahantenaina Adrijean,Charlery Hervé,Greiner Alain,et al.SPIN:a scalable,packet switched,on-chip micro-network[C] //Proceedings of Design,Automation and Test in Europe Conference and Exhibition,Munich,2003:70-73

共引文献32

同被引文献101

  • 1Dally W J and Towles B. Route packets, not wires: on-chip interconnection networks [C]. Proceedings of Design Automation Conference, Las Vegas, Nevada, 2001: 683-689.
  • 2Bertozzi D, Jalabert A, Murali S, et al. NoC synthesis flow for customized domain specific multiprocessor systems-on-chip[J]. IEEE Transactions on Parallel and Distributed Systems, 2005, 16(2): 113-129.
  • 3Hu J C, Shin Y, Dhanwada N, et al. Architecting voltage islands in core-based system-on-a-chip designs [C]. Proceedings of the 2004 International Symposium on Low Energy Electronics and Design, Newport Beach, 2004: 180-185.
  • 4Ogras U Y, Marculescu R, Marculescu D, et al. Design and management of voltage-frequency island partitioned networks -on-chip[J]. IEEE Transactions on Very Large Scale Integration ( VLSI) Systems, 2009, 17(3): 330-341.
  • 5Seiculescu C, Murali S, Benini L, et al. Comparative analysis of NoCs for two-dimensional versus three- dimensional SoCs supporting multiple voltage and frequency islands[J]. IEEE Transactions on Circuits and Systems Ⅱ. Express Briefs, 2010 ,57(5): 364-368.
  • 6Ogras U Y, Marculescu R, Choudhary P, et al. Voltage- frequency island partitioning for GALS-based networks-on- chip[C]. Proceedings of the 44th Annual Conference on Design Automation, San Diego, 2007: 110-115.
  • 7Leung L F and Tsui C Y. Energy-aware synthesis of networks-on-chip implemented with voltage islands[C]. Proceedings of the 44th Annual Conference on Design Automation, San Diego, 2007:128-131.
  • 8Jang W, Ding D, and Pan D Z. A voltage-frequency island aware energy optimization framework for networks-on- chip[C]. Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, San Jose, California, 2008: 264-269.
  • 9Ghosh P and Sen A. Efficient mapping and voltage islanding technique for energy minimization in NoC under design constraints[C]. Proceedings of the ACM Symposium on Applied Computing, Sierre, Switzerland, 2010:535-541.
  • 10Ye T T, Benini L, and Micheli G D. Analysis of energy consumption on switch fabrics in network routers[C]. Proceedings of the 39th Design Automation Conference, New Orleans. LA. 2002: 524-529.

引证文献8

二级引证文献22

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部