期刊文献+

基于超图模型的大规模门级网表层次化聚类算法 被引量:2

Hypergraph-Based Netlist Hierarchical Clustering Algorithm
下载PDF
导出
摘要 为了克服现有层次化方法通用性差、运算效率不高、电路结构提取不准等缺点,提出了一种基于超图模型的层次化聚类算法.首先对网表中最基本的迭代、总线、扇入和串联结构进行自动识别,然后将这4种基本结构按不同的组合方式进行多级聚类,最终建立起了网表的层次化结构.由于文中基本结构聚类算法是专门针对超图数据结构设计的,其时间复杂度较低.实验结果表明,该算法既可以得到较准确的层次信息,又能保证较高的运算速度,对各种应用均有较好的效果. For extracting hierarchical circuit structures effectively in different applications, a clustering algorithm based on hypergraph model is proposed. Firstly, basic characteristic circuit structures such as the iterative structure, the bus structure, the fan-in structure and the series structure are recognized automatically. Then, by multilevel clustering, hierarchical design is constructed from these basic structures. Our clustering algorithm for basic structures is a high- efficiency method due to a good adaptability for hypergraph data structure. Experimental results show that the proposed algorithm can obtain exact hierarchical information with a low time complexity.
作者 蒿杰 彭思龙
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2009年第1期44-52,共9页 Journal of Computer-Aided Design & Computer Graphics
基金 国家科技支撑计划重点项目(2006BAK07B04) 中国科学院自动化研究所青年科技创新基金(DG08J01)
关键词 层次化 聚类 超图 超大规模集成电路 hierarchy clustering hypergraph VLSI circuits
  • 相关文献

参考文献13

  • 1Karypis G, Aggarwal R, Kumar V, et al. Multilevel Hypergraph partitioning: applications in VLSI domain [J]. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 1999, 7(1): 1088-1096
  • 2Karypis G, Kumar V. Analysis of multilevel graph partitioning [D]. Minneapolis: University of Minnesota, 1998
  • 3Cheon Y, Wong D F. Design hierarchy guided multilevel circuit partitioning [J]. IEEE Transactions Computer Aided Design of Integrated Circuits and Systems, 2003, 22(4) : 420-427
  • 4Odawara G, Hiraide T, Nishina O. Partitioning and placement technique for CMOS gate arrays[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987, 6(3): 355-363
  • 5Nam G J, Reda S, Alpert C J, et al. A fast hierarchical quadratic placement algorithm [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006, 25(4): 678-691
  • 6Kim W, Shin H. Hierarchical LVS based on hierarchy rebuilding [C]//Proceedings of the Asia and South Pacific Design Automation Conference, Yokohama, 1998:379-384
  • 7Hansen M C, Yalcin H, Hayes J P. Unveiling the ISCAS 85 benchmarks: a case study in reverse engineering [J]. IEEE Design & Test of Computers, 1999, 16(3): 72-80
  • 8李长青,汪雪林,彭思龙.辐射路匹配:从门级到功能模块级的子电路提取算法[J].计算机辅助设计与图形学学报,2006,18(9):1377-1382. 被引量:9
  • 9Chowdhary A, Kale S, Saripella P K, et al. Extraction of functional regularity in datapath circuits [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1999, 18(9): 1279-1296
  • 10Cong J. Timing closure based on physical hierarchy [C]// Proceedings of ACM International Symposium Physical Design, San Diego, 2002:170-174

二级参考文献12

  • 1Boehner M. LOGEX-an automatic logic extractor from transistor to gate level for CMOS technology [C] //Proceedings of IEEE/ACM Design Automation Conference, Anaheim,1988:517-522
  • 2Kundu S. GateMaker: a transistor to gate level model extractor for simulation, automatic test patter generation and verification[C] //Proceedings of International Test Conference, Washington D C, 1998; 372-381
  • 3Ebeling C, Zaiicek O. Validating VLSI circuit layout by wirelist comparison [C] //Proceedings of the Conference on Computer Aided Design (ICCAD), Santa Clara, 1983:172-173
  • 4Ohlrich M, Ebeling C, Ginting E. SubGemini: identifying subcircuits using a fast subgraph isomorphism algorithm [C]//Proceedings of IEEE/ACM Design Automation Conference,Dallas, 1993:31-37
  • 5扈文峰.集成电路反向工程逻辑综合算法研究[R].北京:中国科学院自动化研究所,1999.
  • 6Ullmann J R. An algorithm for subgraph isomorphism [J].Journal of the Association for Computer Machinery, 1976, 23(1): 31-42
  • 7Falkenhainer B, Forbus K D, Genmer D. The structure-mapping engine: algorithms and examples[J].Artificial Intelligence, 1989, 41 ( 1 ) : 1-63
  • 8Messmer B T, Bunke H. A decision tree approach to graph and subgraph isomorphism detection [J]. Pattern Recognition,1999, 32(12): 1979-1998
  • 9Messmer B T, Bunke H. Subgraph isomorphism in polynomial time [OL]. http://citeseer.nj. nec. com/messmer95subgraph.html
  • 10Hopcroft F, Wong J. Linear time algorithm for isomorphism of planar graphs [C] //Proceedings of the 6th Annual ACM Symposium on Theory of Computing, Seattle, 1974:172-184

共引文献8

同被引文献32

  • 1李长青,汪雪林,彭思龙.辐射路匹配:从门级到功能模块级的子电路提取算法[J].计算机辅助设计与图形学学报,2006,18(9):1377-1382. 被引量:9
  • 2Dobberpuhl D W. Circuits and technology for digital's StrongARM and ALPHA microprocessors [C] //Proceedings of IEEE Conference on Advanced Research in VLSI, Ann Arbor, 1997:2-11.
  • 3Nardi A, Sangiovanni Vincentelli A L. Logic synthesis for manufacturability [J]. IEEE Design & Test of Computers, 2004, 21(3): 192-199.
  • 4Kheterpal V, Rovner V, Hersan T G, et al. Design methodology for IC manufacturability based on regular logicbricks [C] //Proceedings of Design Automation Conference, Anaheim, 2005:353-358.
  • 5Rosiello A P E, Ferrandi F, Pandini D, et al. A hash-based approach for functional regularity extraction during logic synthesis [C]//Proceedings of IEEE Computer Society Annual Symposium on VLSI, Porto Alegre, 2007:92-97.
  • 6Das S, Khatri S P. An efficient and regular routing methodology for datapath designs using net regularity extraction [J]. IEEE Transactions on Computer-Aided Design, 2002, 21(1): 93-101.
  • 7Rao D S, Kurdahi F J. On clustering for maximal regularity extraction [J]. IEEE Transactions on Computer-Aided Design, 1993, 12(8): 1198-1208.
  • 8Kutzschebauch T. Efficient logic optimization using regularity extraction [C]//Proceedings of IEEE International Conference on Computer Design, Austin, 2000 : 487-493.
  • 9Arikati S R, Varadarajan R. A signature based approach to regularity extraction [C] //Proceedings of IEEE International Conference on Computer-Aided Design, San Jose, 1997: 542- 545.
  • 10Chowdhary A, Kale S, Saripella P, et al. A general approach for regularity extraction in datapath circuits [C] //Proceedings of IEEE International Conference on Computer- Aided Design, San Jose, 1998:332-339.

引证文献2

二级引证文献9

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部