期刊文献+

AVS解码器中帧内预测模块的设计与实现 被引量:1

Design and implementation of intraframe prediction module for AVS decoder
下载PDF
导出
摘要 阐述了AVS视频解码器的总体框架,详细分析了帧内预测的原理与算法,提出了一种可行的帧内预测解码器的硬件设计,给出了每一模块的功能和结构的详细介绍,并建立了一种高效的存储机制。通过FPGA平台的验证,表明本设计完全满足AVS标清视频的实时解码要求。 After the overview framework of AVS video decoder, principle and arithmetic of intraframe prediction are introduced, we propose a rational hardware design of intraframe prediction decoder, introduce the function and structure of all the module, and set up an efficient storage mechanism. The results of FPGA testing show that this design completely satisfy the real-time decoding demand of AVS standard definition video.
出处 《电子技术应用》 北大核心 2009年第2期64-67,共4页 Application of Electronic Technique
关键词 音视频编码标准 解码器 帧内预测 现场可编程门阵列 AVS decoder intraframe prediction FPGA
  • 相关文献

参考文献5

二级参考文献12

  • 1姚栋,虞露.H.264指数哥伦布码解码部件的硬件设计和实现[J].电视技术,2004,28(11):14-16. 被引量:6
  • 2数字音视频编解码技术标准工作组.信息技术先进音视频编码(第二部分:视频)[S].2003.
  • 3Bing-Yu Hsieh.Parallel Architecture Design of H.264/MPEG-4 AVC Intra Coder for SDTV Applications,Dissertation.Graduate Institute of Electronics Engineering at National Taiwan University,Taipei,Taiwan,2003 -06
  • 4GB/T 200090.2-2006..信息技术先进音视频编码第二部分:视频[S]..AVS工作组,,2004....
  • 5Joint Video Team.ITU-T Rec.H.264/ISO/IEC 14486-10 AVC.Draft ITU-T recommendation and final draft international standard of joint video specification[S].[S.l.]:[s.n],2003.
  • 6YU Lu,YI Feng,DONG Jie,et al.Overview of AVS-Video:tools,performance and complexity[C]∥ Proceedings of SPIE International Conference on Visual Communications and Image Processing.Beijing:SPIE,2005:679-690.
  • 7WANG Rong-gang,HUANG Chao,LI Jin-tao,et al.Sub-pixel motion compensation interpolation filter in AVS[C]∥ Conference on Mutimedia and Expro.Taipei,Taiwan:IEEE,2004(1):93-96.
  • 8ZHENG Guo-qing,YU Lu.An efficient architecture design for deblocking loop filter[C]∥ Picture Coding Symposium,San Francisco:[s.n.],2004.
  • 9MICHAEL D C.Advanced digital design with the verilog HDL[M].Beijing:Publishing House of Electronics Industry,2004:143-224.
  • 10BHASKER J.Verilog HDL Synthesis,A Practical Primer[M].Beijing:Tsinghua University Press,1998:11-87.

共引文献63

同被引文献6

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部